Patents by Inventor Suresh K. Dholakia

Suresh K. Dholakia has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Technique for placement of pipelining stages in multi-stage datapath elements with an automated circuit design system
    Patent number: 5133069
    Abstract: According to a method for designating the locations of pipelining stages in multi-stage datapath elements, the delay associated with each stage of the multi-stage element is estimated. Then, beginning with a designated stage of the multi-stage element, the estimated delays for the individual stages are added to obtain an accumulated delay time. Whenever the accumulated delay time exceeds a desired cycle time, a pipelining stage is inserted into the multi-stage element prior to the stage which caused the accumulated delay time to exceed the desired operating cycle time. Then, the method is continued for succeeding stages in the datapath element until all of its stages have been accounted for.
    Type: Grant
    Filed: January 13, 1989
    Date of Patent: July 21, 1992
    Assignee: VLSI Technology, Inc.
    Inventors: Creighton S. Asato, Suresh K. Dholakia, Christoph Ditzen