Patents by Inventor T. W. Griffith

T. W. Griffith has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 7269711
    Abstract: Methods and apparatus to generate addresses in processors are disclosed. An example address generator disclosed herein includes an adder to add a first address component and a second address component to generate an address, a correction indicator to indicate if the address is correct, and a control input to modify an operation of the adder.
    Type: Grant
    Filed: December 29, 2003
    Date of Patent: September 11, 2007
    Assignee: Intel Corporation
    Inventors: Rajesh B. Patel, Robert L. Farrell, James E. Phillips, Belliappa Kuttanna, Scott E. Siers, T. W. Griffith
  • Publication number: 20050144423
    Abstract: Methods and apparatus to generate addresses in processors are disclosed. An example address generator disclosed herein includes an adder to add a first address component and a second address component to generate an address, a correction indicator to indicate if the address is correct, and a control input to modify an operation of the adder.
    Type: Application
    Filed: December 29, 2003
    Publication date: June 30, 2005
    Inventors: Rajesh Patel, Robert Farrell, James Phillips, Belliappa Kuttanna, Scott Siers, T.W. Griffith
  • Patent number: 6901540
    Abstract: A microprocessor, data processing system, and method are disclosed for handling parity errors in an address translation facility such as a TLB. The microprocessor includes a load/store unit configured to generate an effective address associated with a load/store instruction. An address translation unit adapted to translate the effective address to a real address using a translation lookaside buffer (TLB). The address translation unit includes a parity checker configured to verify the parity of the real address generated by the TLB and to signal the load store unit when the real address contains a parity error. The load store unit is configured to initiate a TLB parity error interrupt routine in response to the signal from the translation unit. In one embodiment, the TLB interrupt routine selectively invalidates the TLB entry that contained the parity error. The load/store unit preferably includes an effective to real address table (ERAT) containing a set of address translations.
    Type: Grant
    Filed: November 8, 1999
    Date of Patent: May 31, 2005
    Assignee: International Business Machines Corporation
    Inventors: T. W. Griffith, Jr., Larry Edward Thatcher
  • Patent number: 6564344
    Abstract: Each match word line driver circuit associated with a content addressable memory (CAM) utilizes a scannable latch for testing. The scannable latches associated with a particular CAM are connected together, scan output of one to scan input of the next, forming a scanning latch chain. In test mode the scannable dynamic latch is used either for testing CAM match circuits or for driving word lines to test the RAM array. Testing CAM match circuits is accomplished by patterning the CAM array with known storage values. The match circuitry then compares an effective address to each storage value and the results are scanned out. Testing the RAM array is performed by driving each word line with a known scan value. Each word line responds the scan value and a sense amplifier outputs a RAM array value based on the word line.
    Type: Grant
    Filed: November 8, 1999
    Date of Patent: May 13, 2003
    Assignee: International Business Machines Corporation
    Inventors: Chi Duy Bui, T. W. Griffith, Jr., Manoj Kumar, Terry Lee Leasure, Philip George Shephard, III
  • Patent number: 5974259
    Abstract: A data processing system has a memory bus and a system input/output (I/O) bus including I/O drivers. The memory and I/O buses are controlled by a central processor unit (CPU) for transferring data therebetween and to the I/O drivers. A central clock provides clock signals to the CPU, the memory bus and the I/O bus. The central clock further provides memory and I/O phase alignment signals to the CPU, the alignment signals indicating to the CPU when the start of the CPU clock cycle coincides with the start of a memory bus clock cycle or I/O bus clock signal. Circuit means responsive to the phase alignment and CPU clock signals initiate the transfer of data to the memory and I/O data buses in alternate CPU clock signals to reduce the number of I/O pin switching at any given time thereby reducing the noise and power consumption at the I/O pins and in the system.
    Type: Grant
    Filed: September 18, 1996
    Date of Patent: October 26, 1999
    Assignee: International Business Machines Corporation
    Inventors: Humberto Felipe Casal, Kurt Alan Feiste, T. W. Griffith, Jr., Larry Edward Thatcher
  • Patent number: 4016687
    Abstract: The mast of a portable earth drilling rig is mounted for pivotal movement between a horizontal transport position and selected drilling positions. A series of radially spaced apart lateral projections on each side of the lower end of the mast are provided with apertures for engaging laterally extending projections disposed on a pair of telescopic braces mounted on the rig frame. The braces may be selectively positioned for automatic engagement with a predetermined pair of projections on the mast whereby the mast, for drilling, may be positioned in the desired angular attitude.
    Type: Grant
    Filed: November 13, 1975
    Date of Patent: April 12, 1977
    Assignee: Gardner-Denver Company
    Inventors: T. W. Griffith, Arthur T. Taylor