Patents by Inventor Ta-Chin Chiu
Ta-Chin Chiu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240069583Abstract: A control circuit including a storage circuit, a voltage detection circuit, a processing circuit, and a wake-up circuit is provided. The storage circuit includes a register and stores a program code. The voltage detection circuit detects an external voltage. The processing circuit accesses the register in response to the external voltage reaching a first predetermined voltage. The processing circuit enters a power-down mode in response to the external voltage reaching a second predetermined voltage. In the power-down mode, the processing circuit stops accessing the register. The wake-up circuit determines whether a wake-up event occurs. In response to the wake-up event, the wake-up circuit directs the processing circuit to exit the power-down mode and enter an operation mode. In response to there being no wake-up event, the processing circuit stays in the power-down mode. In the operation mode, the processing circuit executes the program code.Type: ApplicationFiled: April 27, 2023Publication date: February 29, 2024Inventors: Chieh-Sheng TU, Te-Tsoung TSAI, Ta-Chin CHIU
-
Publication number: 20240045826Abstract: A micro controller unit coupled between a master device and a slave device and including a first communication interface, a serial peripheral interface (SPI) circuit, a switch circuit, a second communication interface, and a switching control circuit is provided. The first communication interface receives a first external signal provided by the master device. The SPI circuit is configured to generate an internal signal. The switch circuit uses a second external signal or the internal signal as an output signal according to a control signal. The second communication interface provides the output signal to the slave device. The switching control circuit generates the control signal according to the level of the first external signal.Type: ApplicationFiled: May 18, 2023Publication date: February 8, 2024Inventors: Chieh-Sheng TU, Ta-Chin CHIU
-
Publication number: 20240028807Abstract: An embodiment of the present disclosure provides an online integrated microcontroller development tool system. Through the present disclosure, a microcontroller block of a suitable model number is selected according to a client requirement, pins of the microcontroller may be arranged, the microcontroller block with the arranged have been pins is connected to a functional component selected by the client, a corresponding circuit structure is generated, and based on the circuit structure, a microcontroller system hardware description code is generated and output. Different from the conventional development platform, the present disclosure helps clients to develop microcontroller application circuits for different applications through a pin required module, a functional component module and a description code project output module. Thus, purposes of simple operation and saving development time can be achieved.Type: ApplicationFiled: January 10, 2023Publication date: January 25, 2024Inventors: CHIEH-SHENG TU, TA-CHIN CHIU, CHUN-MING HUANG, JEN-CHIH LIU
-
Patent number: 11764769Abstract: A control circuit and method for detecting a glitch signal on a bus are provided. The control circuit includes: input ends, respectively receiving a data signal and a clock signal from the bus; a counter, for calculating a time or a number of times in a low level period of the clock signal; a comparator, receiving an output of the time counted by the counter and a threshold value, and generating a comparison result by comparing the time and the threshold value; and an error detector, coupled to the comparator to receive the comparison result, and generating an error flag. When the comparison result indicates that there is a level change during the low level period of the clock signal, the error detector generates an error flag.Type: GrantFiled: July 7, 2022Date of Patent: September 19, 2023Assignee: Nuvoton Technology CorporationInventors: Ta-Chin Chiu, Chieh-Sheng Tu
-
Patent number: 11721252Abstract: A control circuit driving a display panel and including a transmission interface, a charging circuit, an image driving circuit, and a loading management circuit is provided. The transmission interface is configured to be coupled to the display panel. The charging circuit is configured to charge a capacitor. The image driving circuit transforms the voltage of the capacitor into a plurality of driving signals and provides the driving signals to the display panel via the transmission interface. The loading management circuit measures the charge time of the capacitor. In response to the charge time of the capacitor exceeding a threshold value, the loading management circuit asserts a flag to indicate the occurrence of an overload.Type: GrantFiled: December 14, 2020Date of Patent: August 8, 2023Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Ta-Chin Chiu, Tu-Yiin Chang, Wen-Yi Li
-
Patent number: 11698875Abstract: An IC is provided. The IC includes an input pin, a controller, a timer, a first memory, a processor, at least one output pin, an output module coupled to the output pin, and a direct memory access (DMA) device coupled between the output module and the first memory. The controller is configured to provide a first control signal in response to a command from the input pin. The timer is configured to periodically provide a trigger signal according to the first control signal. The processor is configured to store first data in the first memory. The DMA device is configured to obtain the first data from the first memory in response to the trigger signal, and transmit the first data to the output module. The output module is configured to provide the first data to the output pin according to a transmission rate.Type: GrantFiled: October 26, 2021Date of Patent: July 11, 2023Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Chieh-Sheng Tu, Ta-Chin Chiu
-
Publication number: 20220374373Abstract: An IC is provided. The IC includes an input pin, a controller, a timer, a first memory, a processor, at least one output pin, an output module coupled to the output pin, and a direct memory access (DMA) device coupled between the output module and the first memory. The controller is configured to provide a first control signal in response to a command from the input pin. The timer is configured to periodically provide a trigger signal according to the first control signal. The processor is configured to store first data in the first memory. The DMA device is configured to obtain the first data from the first memory in response to the trigger signal, and transmit the first data to the output module. The output module is configured to provide the first data to the output pin according to a transmission rate.Type: ApplicationFiled: October 26, 2021Publication date: November 24, 2022Inventors: Chieh-Sheng TU, Ta-Chin CHIU
-
Publication number: 20210183285Abstract: A control circuit driving a display panel and including a transmission interface, a charging circuit, an image driving circuit, and a loading management circuit is provided. The transmission interface is configured to be coupled to the display panel. The charging circuit is configured to charge a capacitor. The image driving circuit transforms the voltage of the capacitor into a plurality of driving signals and provides the driving signals to the display panel via the transmission interface. The loading management circuit measures the charge time of the capacitor. In response to the charge time of the capacitor exceeding a threshold value, the loading management circuit asserts a flag to indicate the occurrence of an overload.Type: ApplicationFiled: December 14, 2020Publication date: June 17, 2021Inventors: Ta-Chin CHIU, Tu- Yiin CHANG, Wen-Yi LI
-
Patent number: 10826474Abstract: A clock generation circuit and a clock adjustment method thereof are provided. The clock generation circuit includes a fixed clock source, a variable clock source, a timing adjustment circuit, and a pulse width signal generator. The fixed clock source generates a reference clock signal having a fixed frequency. The variable clock source receives a frequency setting signal to correspondingly generate an operational clock signal having a variable frequency. The timing adjustment circuit determines whether a frequency of the operation clock signal is N times of a target frequency according to the reference clock signal to set a frequency of the operation clock signal. The pulse width signal generator divides the operating clock signal to generate a pulse width modulation signal having the target frequency.Type: GrantFiled: October 23, 2019Date of Patent: November 3, 2020Assignee: Nuvoton Technology CorporationInventors: Ta-Chin Chiu, Chieh-Sheng Tu
-
Publication number: 20200136597Abstract: A clock generation circuit and a clock adjustment method thereof are provided. The clock generation circuit includes a fixed clock source, a variable clock source, a timing adjustment circuit, and a pulse width signal generator. The fixed clock source generates a reference clock signal having a fixed frequency. The variable clock source receives a frequency setting signal to correspondingly generate an operational clock signal having a variable frequency. The timing adjustment circuit determines whether a frequency of the operation clock signal is N times of a target frequency according to the reference clock signal to set a frequency of the operation clock signal. The pulse width signal generator divides the operating clock signal to generate a pulse width modulation signal having the target frequency.Type: ApplicationFiled: October 23, 2019Publication date: April 30, 2020Applicant: Nuvoton Technology CorporationInventors: Ta-Chin Chiu, Chieh-Sheng Tu