Patents by Inventor Taber Smith
Taber Smith has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11461621Abstract: In one aspect, A method for computing neural network computation includes the step of, providing plurality of neurons, coupled with a plurality of inputs, through a plurality of synapses. Each neuron output is given by an equation ?(Xi*Yi)+b. Xi*Yi comprises the ith synapse of the neuron. Xi comprises a set of Xi input vectors. Each Xi input vector is translated into an equivalent electrical signal for an ith corresponding synapse of the plurality of neurons, Yi comprises a set of Yi weight vectors, wherein each Yi weight vector comprises a parameter for the ith corresponding synapse of the plurality of neurons. Each synapse is a sub-system and the sub-system comprises a negative vector neural circuit, a positive vector neural circuit, and a set of four non-volatile memory weight cells for computation. The method includes the step of identifying the input vector x as a positive input vector or a negative input vector.Type: GrantFiled: June 25, 2019Date of Patent: October 4, 2022Inventors: Vishal Sarin, Purackal Mammen Mammen, Taber Smith
-
Publication number: 20220106203Abstract: Provided herein are water harvesting systems, as well as methods using such systems, for capturing water from surrounding air. The systems and methods use water capture materials to adsorb water from the air. For example, the water capture materials may be metal-organic-frameworks. The systems and methods desorb this water in the form of water vapor, and the water vapor is condensed into liquid water and collected. The liquid water is suitable for use as drinking water.Type: ApplicationFiled: January 22, 2020Publication date: April 7, 2022Applicant: Water Harvesting Inc.Inventors: Bruno MARCHON, Ievgen KAPUSTIN, William Daniel GALLO, Taber SMITH, Grant GLOVER
-
Publication number: 20200160156Abstract: In one aspect, A method for computing neural network computation includes the step of, providing plurality of neurons, coupled with a plurality of inputs, through a plurality of synapses. Each neuron output is given by an equation ?(Xi*Yi)+b. Xi*Yi comprises the ith synapse of the neuron. Xi comprises a set of Xi input vectors. Each Xi input vector is translated into an equivalent electrical signal for an ith corresponding synapse of the plurality of neurons, Yi comprises a set of Yi weight vectors, wherein each Yi weight vector comprises a parameter for the ith corresponding synapse of the plurality of neurons. Each synapse is a sub-system and the sub-system comprises a negative vector neural circuit, a positive vector neural circuit, and a set of four non-volatile memory weight cells for computation. The method includes the step of identifying the input vector x as a positive input vector or a negative input vector.Type: ApplicationFiled: June 25, 2019Publication date: May 21, 2020Inventors: Vishal Sarin, Purackal Mammen Mammen, Taber Smith
-
Patent number: 8806396Abstract: Disclosed is a method, system, and computer program product for performing predictions for an electronic design. Embodiments of the invention allow the ability to efficiently update the model predictions at a later time once previously incomplete blocks are completed. Predictions can be efficiently updated after block designs are updated (e.g. after correcting problems detected from model predictions).Type: GrantFiled: June 23, 2009Date of Patent: August 12, 2014Assignee: Cadence Design Systems, Inc.Inventors: Ming Liu, JenPin Weng, Taber Smith
-
Publication number: 20130240473Abstract: An improved end form for flexible membrane solar collectors including a whiffle-tree attached near the peripheral edge of the end form. The end form is āCā shaped with the curve of the upper edge the same as the peripheral edge so as to simplify manufacture.Type: ApplicationFiled: March 16, 2012Publication date: September 19, 2013Inventors: Howard Harrenstien, Taber Smith, Stephen Diaz
-
Patent number: 8312406Abstract: A method, system, and computer program product are disclosed for performing RC extraction. The present approach can consider multiple types of manufacturing processes, and allows location-based prediction data to be used in the context of net-based analysis. RC extraction can be more accurately performed based upon net-specific top and bottom adjustments to thickness prediction that are location-based. The net-based prediction data can be used for other purposes as well, such as to perform electrical hotspot analysis, to visually display physical properties of the nets, or allow queries for other data analysis purposes.Type: GrantFiled: June 22, 2009Date of Patent: November 13, 2012Assignee: Cadence Design Systems, Inc.Inventors: Li J. Song, Taber Smith, Hao Jl, Zhan-Zhong Yao
-
Patent number: 8302052Abstract: Disclosed are a method, a system, and a computer program product for implementing hotspot detection, repair, and optimization of an electronic circuit design, which, in some embodiments, defines, identifies criteria for hotspots/metrics or optimization objective function; performs the initial hotspot or metric prediction; identifies correction candidate(s); applies a correction candidate to the electronic circuit design; and determines whether the outcome of applying the correction candidate is acceptable. The method or the system identifies custom correction candidate(s) or custom command(s) and identifies one or more hints for the predicted hotspots or metrics; provides a single architecture to use a first model for hotspot identification/correction and a second model for design check; and provides the capability to apply a correction for a hotspot or metric, evaluate the effectiveness of the correction on the fly, and revert any changes made to the electronic circuit design by the correction.Type: GrantFiled: June 23, 2009Date of Patent: October 30, 2012Assignee: Cadence Design Systems, Inc.Inventors: Brian Lee, Srinivas Doddi, Ron Pyke, Taber Smith, Emmanuel Drege
-
Patent number: 8219944Abstract: A method, system, and computer program product are disclosed for performing RC extraction from the perspective of the block level. A translation mechanism is employed to convert from a full-chip design domain to a block-level design domain. This allows model-based prediction results to be used in the early design implementation flow when parasitic RC and timing extractions are performed, where the model-based prediction results relate to predictions of manufacturing variations such as thickness and topography.Type: GrantFiled: June 23, 2009Date of Patent: July 10, 2012Assignee: Cadence Design Systems, Inc.Inventors: Li J. Song, Zhan-Zhong Yao, Rachid Salik, Hao Ji, Taber Smith
-
Publication number: 20100325595Abstract: A method, system, and computer program product are disclosed for performing RC extraction. The present approach can consider multiple types of manufacturing processes, and allows location-based prediction data to be used in the context of net-based analysis. RC extraction can be more accurately performed based upon net-specific top and bottom adjustments to thickness prediction that are location-based. The net-based prediction data can be used for other purposes as well, such as to perform electrical hotspot analysis, to visually display physical properties of the nets, or allow queries for other data analysis purposes.Type: ApplicationFiled: June 22, 2009Publication date: December 23, 2010Applicant: Cadence Design Systems, Inc.Inventors: Li J. SONG, Taber SMITH, Hao JI, Zhan-Zhong YAO
-
Publication number: 20100324878Abstract: Disclosed are a method, a system, and a computer program product for implementing hotspot detection, repair, and optimization of an electronic circuit design, which, in some embodiments, defines, identifies criteria for hotspots/metrics or optimization objective function; performs the initial hotspot or metric prediction; identifies correction candidate(s); applies a correction candidate to the electronic circuit design; and determines whether the outcome of applying the correction candidate is acceptable. The method or the system identifies custom correction candidate(s) or custom command(s) and identifies one or more hints for the predicted hotspots or metrics; provides a single architecture to use a first model for hotspot identification/correction and a second model for design check; and provides the capability to apply a correction for a hotspot or metric, evaluate the effectiveness of the correction on the fly, and revert any changes made to the electronic circuit design by the correction.Type: ApplicationFiled: June 23, 2009Publication date: December 23, 2010Applicant: Cadence Design Systems, Inc.Inventors: Brian LEE, Srinivas DODDI, Ron PYKE, Taber SMITH, Emmanuel DREGE
-
Publication number: 20100162188Abstract: A method, system, and computer program product are disclosed for performing RC extraction from the perspective of the block level. A translation mechanism is employed to convert from a full-chip design domain to a block-level design domain. This allows model-based prediction results to be used in the early design implementation flow when parasitic RC and timing extractions are performed, where the model-based prediction results relate to predictions of manufacturing variations such as thickness and topography.Type: ApplicationFiled: June 23, 2009Publication date: June 24, 2010Applicant: Cadence Design Systems, Inc.Inventors: Li J. SONG, Zhan-Zhong Yao, Rachid Salik, Hao Jl, Taber Smith
-
Publication number: 20090319976Abstract: Disclosed is a method, system, and computer program product for performing predictions for an electronic design. Embodiments of the invention allow the ability to efficiently update the model predictions at a later time once previously incomplete blocks are completed. Predictions can be efficiently updated after block designs are updated (e.g. after correcting problems detected from model predictions).Type: ApplicationFiled: June 23, 2009Publication date: December 24, 2009Applicant: Cadence Design Systems, Inc.Inventors: Ming Liu, JenPin Weng, Taber Smith
-
Publication number: 20070157139Abstract: Variations are characterized in feature dimensions of an integrated circuit that is to be fabricated in accordance with a design by a process that produces topographical variation in the integrated circuit, the variations in feature dimension being caused by the topographical variations. The process includes lithography or etch. Predicted characteristics are verified to conform to the design, the characteristics including feature dimensions or electrical characteristics. A process is selected for use in fabricating the integrated circuit based on the relative predicted variations. Chip-level features of a design of an integrated circuit are verified for manufacture within focus limitations of a lithographic tool. Whether a design of a level of an integrated circuit can be lithographically imaged in accordance with the design is predicted, and if it cannot be, the design or processing parameters are adjusted so that it can be.Type: ApplicationFiled: February 6, 2007Publication date: July 5, 2007Inventors: David White, Taber Smith
-
Publication number: 20070101305Abstract: A method and system are described to reduce process variation as a result of the electrochemical deposition (ECD), also referred to as electrochemical plating (ECP), and chemical mechanical polishing (CMP) processing of films in integrated circuit manufacturing processes. The described methods use process variation and electrical impact to direct the insertion of dummy fill into an integrated circuit.Type: ApplicationFiled: December 19, 2006Publication date: May 3, 2007Applicant: Praesagus, Inc.Inventors: Taber Smith, Vikas Mehrotra, David White
-
Publication number: 20050235246Abstract: A method and system are described to reduce process variation as a result of the electrochemical deposition (ECD), also referred to as electrochemical plating (ECP), and chemical mechanical polishing (CMP) processing of films in integrated circuit manufacturing processes. The described methods use process variation and electrical impact to direct the insertion of dummy fill into an integrated circuit.Type: ApplicationFiled: May 31, 2005Publication date: October 20, 2005Inventors: Taber Smith, Vikas Mehrotra, David White
-
Publication number: 20050196964Abstract: A method and system are described to reduce process variation as a result of the electrochemical deposition (ECD), also referred to as electrochemical plating (ECP), and chemical mechanical polishing (CMP) processing of films in integrated circuit manufacturing processes. The described methods use process variation and electrical impact to direct the insertion of dummy fill into an integrated circuit.Type: ApplicationFiled: September 22, 2004Publication date: September 8, 2005Inventors: Taber Smith, Vikas Mehrotra, David White
-
Publication number: 20050132306Abstract: A method and system are described to reduce process variation as a result of the semiconductor processing of films in integrated circuit manufacturing processes. The described methods use process variation and electrical impact to modify the design and manufacture of integrated circuits.Type: ApplicationFiled: December 6, 2004Publication date: June 16, 2005Inventors: Taber Smith, Vikas Mehrotra, David White
-
Publication number: 20050051809Abstract: A method and system are described to reduce process variation as a result of the electrochemical deposition (ECD), also referred to as electrochemical plating (ECP), and chemical mechanical polishing (CMP) processing of films in integrated circuit manufacturing processes. The described methods use process variation and electrical impact to direct the insertion of dummy fill into an integrated circuit.Type: ApplicationFiled: September 22, 2004Publication date: March 10, 2005Inventors: Taber Smith, Vikas Mehrotra, David White
-
Publication number: 20050037522Abstract: A method and system are described to reduce process variation as a result of the electrochemical deposition (ECD), also referred to as electrochemical plating (ECP), and chemical mechanical polishing (CMP) processing of films in integrated circuit manufacturing processes. The described methods use process variation and electrical impact to direct the insertion of dummy fill into an integrated circuit.Type: ApplicationFiled: September 22, 2004Publication date: February 17, 2005Inventors: Taber Smith, Vikas Mehrotra, David White