Patents by Inventor Tadashi Matsuno
Tadashi Matsuno has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160079477Abstract: A semiconductor light-emitting element is provided. The semiconductor light-emitting element including a first semiconductor layer of a first conductivity type, a second semiconductor layer of a second conductivity type, and a light-emitting layer between the first semiconductor layer and the second semiconductor layer, wherein the light emitting layer has a light-emitting surface facing the second semiconductor layer. The semiconductor light-emitting element further includes a first electrode pad; and a first wiring connected to the first electrode pad. The first wiring has a length and a width each substantially parallel to the light-emitting surface. The length is greater than the width, and the width changes between a first portion and a second portion. The first portion is closer to the first electrode pad than the second portion is to the first electrode pad.Type: ApplicationFiled: March 1, 2015Publication date: March 17, 2016Inventor: Tadashi MATSUNO
-
Publication number: 20160071726Abstract: A method of manufacturing a semiconductor device includes forming a resist pattern on a first film to be processed by using photolithography, forming a dummy pattern on the first film by using a three-dimensional modeling machine, such as a three-dimensional printer. The dummy pattern is provided on a region of the first film that is not occupied by the resist pattern. The first film is then etched using the resist pattern and the dummy pattern as a mask. A second film is then formed on the etched first film and subsequently flattened/planarized using, for example, chemical mechanical polishing.Type: ApplicationFiled: February 17, 2015Publication date: March 10, 2016Inventors: Hiroshi MIZUNO, Takeshi SUNADA, Mokuji KAGEYAMA, Tadashi MATSUNO
-
Publication number: 20040256733Abstract: A method for manufacturing a semiconductor device having slit-embedded type wires is provided. The method includes steps of forming a first insulating layer 12 on a semiconductor substrate 11, forming the contact plug 15 in a predetermined area of the first insulating layer 12, and forming the protective insulating layer 20 on the first insulating layer 12 including the contact plug 15. The method further includes steps of forming a second insulating layer 16 on the protective insulating layer 20, forming the opening 17 reaching the protective insulating layer 20 in a predetermined area of the second insulating layer 16 to form the wiring slit 17′, and embedding the metallic wire 18 in the wiring slit 17′ and connecting to the contact plug 15.Type: ApplicationFiled: May 7, 2004Publication date: December 23, 2004Inventors: Tadashi Matsuno, Takeshi Yosho, Atsushi Sasaki
-
Publication number: 20040211958Abstract: A semiconductor device having a conductive layer comprising: a semiconductor substrate; a first interlayer insulating film formed above the semiconductor substrate; a first conductive layer formed in the first interlayer insulating film; a second interlayer insulating film formed on the first interlayer insulating film and the first conductive film; a contact that is formed in the second interlayer insulating film, an one end of the contact being electrically connected to the first conductive layer; a second conductive layer formed on the second interlayer insulting film and the contact; and a dummy pattern formed in the first conductive layer and adjacent to the one end of the contact, an upper surface of the dummy pattern reaching a lower surface of the second interlayer insulating film that is formed on the first conductive layer, and the lower surface of the dummy pattern reaching the first interlayer insulating film that is formed under the first conductive layer.Type: ApplicationFiled: October 14, 2003Publication date: October 28, 2004Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hideki Osamura, Mari Otsuka, Tadashi Matsuno
-
Patent number: 6368951Abstract: A semiconductor device manufacturing method comprises a step of forming a trench to a first insulation film formed on a semiconductor substrate, and forming a lower level wiring in the trench, a step of forming at least one conductive layer on the semiconductor substrate to coat the lower level wiring, a step of forming at least one thin film layer on the conductive layer, a step of forming a hard mask by patterning the thin film, a step of etching the conductive layer by using the hard mask as an etching mask, and forming a conductive pillar-shaped structure, whose upper surface is covered with the hard mask, on the lower level wiring, a step of forming a second insulation film on the semiconductor substrate so that the pillar-shaped structure is buried, a step of forming a wiring trench in which at least the hard mask is exposed, and a step of burying a conductor into the wiring trench after the hard mask is removed, and forming an upper level wiring in the wiring trench.Type: GrantFiled: July 13, 2001Date of Patent: April 9, 2002Assignee: Kabushiki Kaisha ToshibaInventors: Kazuyuki Higashi, Noriaki Matsunaga, Akihiro Kajita, Tetsuo Matsuda, Tadashi Iijima, Hisashi Kaneko, Hideki Shibata, Naofumi Nakamura, Minakshisundaran Balasubramanian Anand, Tadashi Matsuno, Katsuya Okumura
-
Publication number: 20010038147Abstract: A semiconductor device manufacturing method comprises a step of forming a trench to a first insulation film formed on a semiconductor substrate, and forming a lower level wiring in the trench, a step of forming at least one conductive layer on the semiconductor substrate to coat the lower level wiring, a step of forming at least one thin film layer on the conductive layer, a step of forming a hard mask by patterning the thin film, a step of etching the conductive layer by using the hard mask as an etching mask, and forming a conductive pillar-shaped structure, whose upper surface is covered with the hard mask, on the lower level wiring, a step of forming a second insulation film on the semiconductor substrate so that the pillar-shaped structure is buried, a step of forming a wiring trench in which at least the hard mask is exposed, and a step of burying a conductor into the wiring trench after the hard mask is removed, and forming an upper level wiring in the wiring trench.Type: ApplicationFiled: July 13, 2001Publication date: November 8, 2001Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kazuyuki Higashi, Noriaki Matsunaga, Akihiro Kajita, Tetsuo Matsuda, Tadashi Iijima, Hisashi Kaneko, Hideki Shibata, Naofumi Nakamura, Minakshisundaran Balasubramanian Anand, Tadashi Matsuno, Katsuya Okumura
-
Patent number: 6291891Abstract: A semiconductor device manufacturing method comprises a step of forming a trench to a first insulation film formed on a semiconductor substrate, and forming a lower level wiring in the trench, a step of forming at least one conductive layer on the semiconductor substrate to coat the lower level wiring, a step of forming at least one thin film layer on the conductive layer, a step of forming a hard mask by patterning the thin film, a step of etching the conductive layer by using the hard mask as an etching mask, and forming a conductive pillar-shaped structure, whose upper surface is covered with the hard mask, on the lower level wiring, a step of forming a second insulation film on the semiconductor substrate so that the pillar-shaped structure is buried, a step of forming a wiring trench in which at least the hard mask is exposed, and a step of burying a conductor into the wiring trench after the hard mask is removed, and forming an upper level wiring in the wiring trench.Type: GrantFiled: January 12, 1999Date of Patent: September 18, 2001Assignee: Kabushiki Kaisha ToshibaInventors: Kazuyuki Higashi, Noriaki Matsunaga, Akihiro Kajita, Tetsuo Matsuda, Tadashi Iijima, Hisashi Kaneko, Hideki Shibata, Naofumi Nakamura, Minakshisundaran Balasubramanian Anand, Tadashi Matsuno, Katsuya Okumura
-
Patent number: 6163067Abstract: A semiconductor apparatus and a process for fabricating the same according to the invention permit reduction in width of a wiring pattern of the semiconductor apparatus and in distance between wiring elements. A stopper film and an insulating film are provided on a substrate. The etching rate of RIE for the insulating film is greater than that for the stopper film. The stopper film and insulating film are formed on the insulating film. A pattern of the contact hole is formed in the stopper film. A wiring pattern is formed on the resist film. The insulating films are etched by RIE with the resist film and stopper film used as masks. Thus, a groove for formation of wiring and a contact hole for formation of a contact plug are simultaneously formed in a self-alignment manner.Type: GrantFiled: December 31, 1998Date of Patent: December 19, 2000Assignee: Kabushiki Kaisha ToshibaInventors: Masahiro Inohara, Hideki Shibata, Tadashi Matsuno
-
Patent number: 6127256Abstract: This invention is related to a metallization of Cu.The semiconductor device comprises a first insulating layer having a groove in a surface thereof, a second insulating layer on a surface of the groove, made of a material having a low density of crystal defects in comparison with that of the first insulating layer, and a wiring layer buried in the groove, surrounded by the second insulating layer.Type: GrantFiled: November 10, 1998Date of Patent: October 3, 2000Assignee: Kabushiki Kaisha ToshibaInventor: Tadashi Matsuno
-
Patent number: 6051508Abstract: The present invention intends to form multilayer interconnects without deteriorating the advantage of an organosiloxane film (an interlayer dielectric), i.e., the low dielectric constant. According to the present invention, an organosiloxane film, a silicon nitride film, an inorganic SOG film, and a photoresist pattern are formed on a first metal layer, in series. The inorganic SOG film is then etched with use of the photoresist pattern as a mask to transfer the photoresist pattern to the inorganic SOG film. The photoresist pattern is then removed by oxygen plasma treatment with use of the silicon nitride film as a protection mask for protecting the organosiloxane film. Subsequently thereto, the silicon nitride film and the organosiloxane film are etched with use of the inorganic SOG film to form a contact hole reaching the first metal layer. After removing the inorganic SOG film, a second metal layer is formed to contact with the first metal layer through the contact hole.Type: GrantFiled: September 2, 1998Date of Patent: April 18, 2000Assignee: Kabushiki Kaisha ToshibaInventors: Tamao Takase, Tadashi Matsuno, Hideshi Miyajima
-
Patent number: 6046502Abstract: A semiconductor device includes a substrate, an insulation film formed above the substrate and containing silicon-fluorine bonds, and a titanium-based metal wiring layer formed on the insulation film, the titanium-based metal wiring layer containing fluorine which is diffused from the insulation film and has a fluorine concentration of less than 1.times.10.sup.20 atoms/cm.sup.3.Type: GrantFiled: November 13, 1997Date of Patent: April 4, 2000Assignee: Kabushiki Kaisha ToshibaInventor: Tadashi Matsuno
-
Patent number: 6004887Abstract: A semiconductor device includes a substrate, an insulation film formed above the substrate and containing silicon-fluorine bonds, and a titanium-based metal wiring layer formed on the insulation film, the titanium-based metal wiring layer containing fluorine which is diffused from the insulation film and has a fluorine concentration of less than 1.times.10.sup.20 atoms/cm.sup.3.Type: GrantFiled: November 13, 1997Date of Patent: December 21, 1999Assignee: Kabushiki Kaisha ToshibaInventor: Tadashi Matsuno
-
Patent number: 5976972Abstract: A semiconductor apparatus and a process for fabricating the same according to the invention permit reduction in width of a wiring pattern of the semiconductor apparatus and in distance between wiring elements. A stopper film and an insulating film are provided on a substrate. The etching rate of RIE for the insulating film is greater than that for the stopper film. The stopper film and insulating film are formed on the insulating film. A pattern of the contact hole is formed in the stopper film. A wiring pattern is formed on the resist film. The insulating films are etched by RIE with the resist film and stopper film used as masks. Thus, a groove for formation of wiring and a contact hole for formation of a contact plug are simultaneously formed in a self-alignment manner.Type: GrantFiled: September 26, 1996Date of Patent: November 2, 1999Assignee: Kabushiki Kaisha ToshibaInventors: Masahiro Inohara, Hideki Shibata, Tadashi Matsuno
-
Patent number: 5966634Abstract: In a method of manufacturing a semiconductor device, when a copper diffusion preventing film portion on the connecting hole bottom portion is to be removed, a film thickness of other portion of the copper diffusion preventing film not to be removed is more thickly formed than that of the to-be-removed copper diffusion preventing film portion on the connecting hole bottom portion, thereby only the copper diffusion preventing film portion to be removed can be removed. The method can extend a durable length of time of a wire and can reduce a resistance of the metal wires in a connecting hole bottom portion by removing a copper diffusion preventing film on the bottom portion of the connecting hole.Type: GrantFiled: March 25, 1997Date of Patent: October 12, 1999Assignee: Kabushiki Kaisha ToshibaInventors: Masahiro Inohara, Minakshisundaran Balasubramanian Anand, Tadashi Matsuno
-
Patent number: 5948698Abstract: A method for fabricating a semiconductor device at low cost is provided in which a mask layer having a very large polishing selection ratio is used as a polishing stop film by forming the polishing stop film in self-alignment. An object layer to be flattened is formed on a substrate. The object layer contains an irregularity. A polishing stop film which is polished at a slower rate and a mask layer which is polished at about the same rate as the object layer are deposited on the object layer. Then, the mask layer on a high level portion of the object layer is removed by chemical-mechanical polishing. The polishing stop film is etched other than under the mask layer, so that the polishing stop film at the high level portion and side wall of the step is removed.Type: GrantFiled: October 15, 1997Date of Patent: September 7, 1999Assignee: Kabushiki Kaisha ToshibaInventors: Masahiro Inohara, Tadashi Matsuno
-
Patent number: 5874779Abstract: A semiconductor device includes a substrate, an insulation film formed above the substrate and containing silicon-fluorine bonds, and a titanium-based metal wiring layer formed on the insulation film, the titanium-based metal wiring layer containing fluorine which is diffused from the insulation film and has a fluorine concentration of less than 1.times.10.sup.20 atoms/cm.sup.3.Type: GrantFiled: November 13, 1997Date of Patent: February 23, 1999Assignee: Kabushiki Kaisha ToshibaInventor: Tadashi Matsuno
-
Patent number: 5850102Abstract: This invention is related to a metallization of Cu.The semiconductor device comprises a first insulating layer having a groove in a surface thereof, a second insulating layer on a surface of the groove, made of a material having a low density of crystal defects in comparison with that of the first insulating layer, and a wiring layer buried in the groove, surrounded by the second insulating layer.Type: GrantFiled: April 2, 1997Date of Patent: December 15, 1998Assignee: Kabushiki Kaisha ToshibaInventor: Tadashi Matsuno
-
Patent number: 5759915Abstract: The present invention provides a semiconductor device including an improved buried electrode formed by selective CVD. In this semiconductor device, a first insulation layer is formed on a semiconductor substrate. A first conductive layer is formed along an inner surface of a recess of an opening formed on the first insulation layer. A second conductive layer is formed on the first conductive layer in the recess of the opening. The second conductive layer is flush with the first insulation layer. The surfaces of the first and second conductive layers are coated with a third conductive layer. A second insulation layer is formed on the first insulation layer and the third conductive layer. A via hole is formed through the second insulation layer and the third conductive layer and reaches to the second conductive layer. A buried electrode layer is grown in the via hole and formed in contact with the second conductive layer.Type: GrantFiled: November 6, 1996Date of Patent: June 2, 1998Assignee: Kabushiki Kaisha ToshibaInventors: Noriaki Matsunaga, Hideki Shibata, Tadashi Matsuno, Takamasa Usui
-
Patent number: 5753975Abstract: A semiconductor device includes a substrate, an insulation film formed above the substrate and containing silicon-fluorine bonds, and a titanium-based metal wiring layer formed on the insulation film, the titanium-based metal wiring layer containing fluorine which is diffused from the insulation film and has a fluorine concentration of less than 1.times.10.sup.20 atoms/cm.sup.3.Type: GrantFiled: August 28, 1995Date of Patent: May 19, 1998Assignee: Kabushiki Kaisha ToshibaInventor: Tadashi Matsuno
-
Patent number: 5106782Abstract: A method of manufacturing a semiconductor device having a semiconductor substrate of a first conductivity type, an N-type diffusion layer formed in the substrate, and a P-type diffusion layer formed in the substrate. Two contact holes are formed in separate steps, thus exposing the N-type diffusion layer and the P-type diffusion layer, respectively. Hence, when one of the diffusion layers is again doped with an impurity, or again heat-treated, the other diffusion layer is already protected by inter-layer insulation film. Therefore, the impurity cannot diffuse into the contact formed in the contact hole made in the other diffusion layer. As a result of this, SAC technique can be successfully achieved, without deteriorating the characteristic of the contact.Type: GrantFiled: July 12, 1989Date of Patent: April 21, 1992Assignee: Kabushiki Kaisha ToshibaInventors: Tadashi Matsuno, Hideki Shibata, Kazuhiko Hashimoto, Hisayo Momose