Patents by Inventor Tae Wook Kang
Tae Wook Kang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250151521Abstract: A light emitting display device includes: a light emitting element; a second transistor connected to a scan line; a first transistor which applies a current to the light emitting element; a capacitor connected to a gate electrode of the first transistor; and a third transistor connected to an output electrode of the first transistor and the gate electrode of the first transistor. Channels of the second transistor, the first transistor, and the third transistor are disposed in a polycrystalline semiconductor layer, and a width of a channel of the third transistor is in a range of about 1 ?m to about 2 ?m, and a length of the channel of the third transistor is in a range of about 1 ?m to about 2.5 ?m.Type: ApplicationFiled: January 10, 2025Publication date: May 8, 2025Inventors: Keun Woo KIM, Tae Wook KANG, Han Bit KIM, Bum Mo SUNG, Do Kyeong LEE, Jae Seob LEE
-
Patent number: 12284879Abstract: A display device includes a first base, a pixel electrode on the first base, a pixel defining layer having an opening that at least partially exposes the pixel electrode, a light emitting layer on the pixel electrode, an auxiliary electrode on the same layer as the pixel electrode, a partition wall on the auxiliary electrode that at least partially exposes a side surface of the auxiliary electrode, an organic layer on the partition wall, and a common electrode continuously arranged on the light emitting layer and the organic layer, wherein a side surface of the partition wall has a reverse-tapered shape, and the common electrode contacts the side surface of the auxiliary electrode.Type: GrantFiled: November 11, 2022Date of Patent: April 22, 2025Assignee: Samsung Display Co., Ltd.Inventors: Hyun Min Cho, Tae Wook Kang, Tae Sung Kim, Dae Won Choi, Sang Gab Kim
-
Publication number: 20250120670Abstract: The present invention relates to a technology for recognizing and determining an extent of a liver being examined by an operator during an ultrasound liver examination. In one aspect, a method of determining an extent of liver examination performed by a device for determining an extent of liver examination may include receiving an ultrasound image taken of a region of a liver as input, extracting features from the ultrasound image, determining a cross-section of the liver for which the ultrasound image was taken on the basis of the extracted features, and determining an extent of liver examination taken in the ultrasound image on the basis of the determined cross-section of the liver.Type: ApplicationFiled: October 17, 2024Publication date: April 17, 2025Applicant: Research & Business Foundation SUNGKYUNKWAN UNIVERSITYInventors: Sukhan LEE, Tae Wook KANG, Jong Hwan SHIN, Ji Soo HAN, Jin Seong CHO
-
Patent number: 12267631Abstract: Disclosed is a network-on-chip including a first data converter that receives first image data and second image data from at least one image sensor and encodes one image data among the first image data and the second image data, into first data, based on whether the first image data is identical to the second image data and a second data converter that receives non-image data from at least one non-image sensor and encodes the received non-image data into second data. The network-on-chip outputs the first data and the second data to transmit the first data and the second data to an external server at a burst length.Type: GrantFiled: August 11, 2021Date of Patent: April 1, 2025Assignee: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Sukho Lee, Sang Pil Kim, Young Hwan Bae, Jae-Jin Lee, Kyuseung Han, Tae Wook Kang, Sung Eun Kim, Hyuk Kim, Kyung Hwan Park, Hyung-Il Park, Kyung Jin Byun, Kwang Il Oh, In Gi Lim
-
Publication number: 20250081478Abstract: Proposed are a deep trench capacitor and a method of manufacturing the same that compensate for a thin thickness in bottom corner areas of an oxide film (e.g., SiO2) grown by thermal oxidation in a deep trench to prevent a deterioration in breakdown voltage characteristics due to electric field concentration in the corner areas of the oxide film, or that relatively flatten widthwise inner sidewalls of the deep trench to improve the breakdown voltage characteristics and gap-fill characteristics of a device.Type: ApplicationFiled: October 24, 2023Publication date: March 6, 2025Inventors: Chang Hun HAN, Man Lyun HA, Tae Wook KANG
-
Patent number: 12245475Abstract: A display device includes: a substrate; a transistor disposed on the substrate; a first electrode connected to the transistor; an emission layer disposed on the first electrode; a second electrode disposed on the emission layer; a common voltage line connected to the second electrode; and a third electrode and a fourth electrode disposed between the common voltage line and the second electrode.Type: GrantFiled: March 7, 2022Date of Patent: March 4, 2025Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Myoung Geun Cha, Sang Gun Choi, Tae Wook Kang, Bum Mo Sung, Yun Jung Oh, Yong Su Lee
-
Publication number: 20250070808Abstract: Disclosed is a wake-up circuit including a preprocessing unit that generates a first signal by removing noise from an input signal, a comparison unit that generates a second signal based on the first signal and weight data, an output circuit that generates a power signal based on the second signal and an initialization signal, and a micro control unit (MCU) that generates the initialization signal based on a state signal received from the output circuit. The comparison unit includes a spike neuron network structure that generates the second signal by applying the weight data to the first signal. The output circuit supplies power to an external sensor node in response to the power signal.Type: ApplicationFiled: May 14, 2024Publication date: February 27, 2025Inventors: Sung Eun KIM, Tae Wook KANG, Hyuk KIM, Young Hwan BAE, Kyung Jin BYUN, Kwang IL OH, Jae-Jin LEE, In San JEON
-
Patent number: 12225770Abstract: A light emitting display device includes: a light emitting element; a second transistor connected to a scan line; a first transistor which applies a current to the light emitting element; a capacitor connected to a gate electrode of the first transistor; and a third transistor connected to an output electrode of the first transistor and the gate electrode of the first transistor. Channels of the second transistor, the first transistor, and the third transistor are disposed in a polycrystalline semiconductor layer, and a width of a channel of the third transistor is in a range of about 1 ?m to about 2 ?m, and a length of the channel of the third transistor is in a range of about 1 ?m to about 2.5 ?m.Type: GrantFiled: November 30, 2023Date of Patent: February 11, 2025Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Keun Woo Kim, Tae Wook Kang, Han Bit Kim, Bum Mo Sung, Do Kyeong Lee, Jae Seob Lee
-
Patent number: 12225464Abstract: Disclosed is an operating method of a user communication device, which includes receiving a wakeup signal from a stationary communication device over a first human body communication channel, the wakeup signal having a frequency in a low frequency band, switching from a standby mode to a wakeup mode in response to the wakeup signal, and receiving a data signal from the stationary communication device over the first human body communication channel during the wakeup mode, and the first human body communication channel is provided by a body of a user of the user communication device.Type: GrantFiled: December 16, 2021Date of Patent: February 11, 2025Assignee: Electronics and Telecommunications Research InstituteInventors: Hyuk Kim, Hyung-Il Park, Tae Wook Kang, Sung Eun Kim, Mi Jeong Park, Kyung Jin Byun, Kwang Il Oh, Sukho Lee, Jae-Jin Lee, In Gi Lim, Kyuseung Han
-
Patent number: 12225787Abstract: A display device includes a substrate including a display area and a pad area, a transistor including an active layer disposed in the display area, a gate electrode disposed on the active layer, and a source electrode and a drain electrode disposed on the gate electrode, a fan-out line disposed in the pad area, an auxiliary line disposed on the fan-out line, a first interlayer insulating layer disposed between the gate electrode and the source electrode and between the fan-out line and the auxiliary line, and a first organic layer disposed between the first interlayer insulating layer and the auxiliary line, wherein the first organic layer does not overlap the display area.Type: GrantFiled: September 29, 2021Date of Patent: February 11, 2025Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Gyung Min Baek, Tae Wook Kang, Shin Il Choi
-
Patent number: 12213348Abstract: A display device is provided. A display device includes a non-display area where no image is displayed, and a display area where images are displayed, and including a first area and a second area having different light transmittances, and a first pixel and a second pixel, wherein a transistor and an anode electrode of the first pixel are in the first area, wherein an anode electrode of the second pixel is in the second area, and a transistor of the second pixel is outside the second area, wherein the anode electrode and the transistor of the second pixel are electrically connected by a connection line, and wherein at least a part of the connection line is in at least one of the first area and the second area, and is covered by an anti-reflection layer.Type: GrantFiled: February 15, 2024Date of Patent: January 28, 2025Assignee: Samsung Display Co., Ltd.Inventors: Gyung Min Baek, Ju Hyun Lee, Tae Wook Kang, Hyun Eok Shin
-
Publication number: 20240428047Abstract: Disclosed is a spiking neural network circuit, which includes an axon circuit that generates first and second input spike signals, a synapse circuit that generates a first current based on the first input spike signal and a weight and generates a second current based on the second input spike signal and the weight, a capacitor that forms a first membrane voltage based on the first current, and a neuron circuit including a comparator and that resets the first membrane voltage, and after the capacitor further forms a second membrane voltage based on the second current, and the comparator includes a first input terminal and a second input terminal, receives the first membrane voltage through the first input terminal and a reference voltage through the second input terminal, generates a first spike signal based on a first comparison operation of the first membrane voltage and the reference voltage.Type: ApplicationFiled: January 25, 2024Publication date: December 26, 2024Applicant: Electronics and Telecommunications Research InstituteInventors: Kwang IL OH, Tae Wook KANG, Hyuk KIM, Jae-Jin LEE
-
Publication number: 20240397773Abstract: A display apparatus includes: a base substrate; a thin film transistor and a power supply wire on the base substrate; a first electrode on the base substrate, and electrically connected to the thin film transistor; a light emitting layer and a common layer on the first electrode; and a second electrode on the common layer. The power supply wire includes: a first conductive layer; a second conductive layer on the first conductive layer; and a third conductive layer on the second conductive layer. The third conductive layer protrudes more than the second conductive layer on a side surface of the power supply wire, and the second electrode contacts a side surface of the second conductive layer.Type: ApplicationFiled: July 31, 2024Publication date: November 28, 2024Inventors: Hyun Min CHO, Tae Wook KANG, Sang Gun CHOI, Shin Il CHOI, Yun Jung OH, Myoung Geun CHA
-
Patent number: 12147263Abstract: A low power system on chip for supporting partial clock gating is provided. The system on chip includes a network on chip including a first CG-network interface module, a second CG-network interface module, and a clock gating control module, a first IP block that communicates through the first CG-network interface module, and a second IP block that communicates through the second CG-network interface module. The clock gating control module receives a clock gating request from the first IP block, outputs a communication control signal to the second CG-network interface module in response to the received clock gating request, and performs a clock gating operation for a clock signal in response to the received clock gating request to selectively deliver the clock signal to the second IP block.Type: GrantFiled: June 23, 2022Date of Patent: November 19, 2024Assignee: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Kyuseung Han, Tae Wook Kang, Sung Eun Kim, Hyuk Kim, Hyung-Il Park, Kwang Il Oh, Jae-Jin Lee
-
Publication number: 20240378411Abstract: Disclosed is a spike neural network circuit, which includes an axon generating a spike input, a synapse performing a weight calculation and generating a membrane signal based on the weight calculation, and a neuron accumulating the membrane signal to generate a spike output, and the neuron includes a firing unit that compares a potential of a membrane node where the membrane signal is accumulated with a reference potential and fires based on the comparison result, membrane capacitors connected to the membrane node, a switch controller that outputs switching signals based on the firing of the firing unit, switches that connects each of membrane capacitors to one of a power supply voltage and a ground voltage in response to the switching signals, and a spike output generator that generates the spike output based on the plurality of switching signals and the firing of the firing unit.Type: ApplicationFiled: January 24, 2024Publication date: November 14, 2024Applicant: Electronics and Telecommunications Research InstituteInventors: Kwang Il Oh, Tae Wook Kang, Hyuk Kim, Jae-Jin Lee
-
Publication number: 20240378429Abstract: Disclosed is a spiking neural network circuit, which includes an axon circuit that generates an input spike signal, a synapse circuit that outputs a current based on the input spike signal and a weight, a capacitor that forms a membrane voltage based on the current, and a neuron circuit that generates an output spike signal based on the membrane voltage, and the neuron circuit includes a first comparator that generates an intermediate spike signal based on the membrane voltage and a first reference voltage, and a second comparator that generates the output spike signal based on the intermediate spike signal, the membrane voltage, and a second reference voltage that is different from the first reference voltage.Type: ApplicationFiled: January 8, 2024Publication date: November 14, 2024Inventors: Kwang IL OH, Tae Wook KANG, Hyuk KIM, Jae-Jin LEE
-
Patent number: 12082479Abstract: A display device includes a planarization layer covering transistors in a display area on a substrate, an organic light emitting diode on the planarization layer, a pad electrode in a non-display area on the substrate surrounding the display area, and a sacrificial layer remnant capping a side surface of the pad electrode.Type: GrantFiled: May 19, 2021Date of Patent: September 3, 2024Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Heesung Yang, Seung Bae Kang, Bonggu Kang, Tae Wook Kang, Joon-Hwa Bae, Woojin Cho, Byoung Kwon Choo
-
Publication number: 20240284716Abstract: A display device includes anode electrodes in a display area, an inorganic insulating layer in the display area and partially on the anode electrode, a bank structure on the inorganic insulating layer, with openings overlapping the anode electrodes, light emitting layers on the anode electrodes and in the openings, cathode electrodes on the light emitting layers and in the openings, a first power line in a non-display area, and a conductive layer including an oxide semiconductor. A portion of the conductive layer in the non-display area is between the first power line and the display area. The bank structure is on the conductive layer in the non-display area with hole patterns defined further through the conductive layer, the bank structure includes first and second bank layers including different metal materials, respectively, and a portion of the first bank layer is directly on the conductive layer in the non-display area.Type: ApplicationFiled: October 31, 2023Publication date: August 22, 2024Inventors: In Kyung YOO, Tae Wook KANG, Ji Min PARK, Young Seok BAEK
-
Publication number: 20240265245Abstract: Disclosed is an anomaly data detection device, which includes a sampler that generates session data including first to m-th sample data based on input data input during a first time interval, a spike signal generator that generates first to m-th spike signals respectively corresponding to the first to m-th sample data based on the session data, a spike neural network that detects whether an output spike fires in at least one output neuron from among output neurons based on the first to m-th spike signals and synaptic weights of each of the output neurons, and a detection circuit that generates a detection signal based on the number of output neurons firing the output spike, and each of the first to m-th spike signals is generated by converting feature information of the corresponding first to m-th sample data into a spike rate code.Type: ApplicationFiled: August 21, 2023Publication date: August 8, 2024Inventors: Tae Wook KANG, Sung Eun KIM, Kyung Jin BYUN, Kwang Il OH, Jae-Jin LEE
-
Patent number: 12058907Abstract: A display apparatus includes: a base substrate; a thin film transistor and a power supply wire on the base substrate; a first electrode on the base substrate, and electrically connected to the thin film transistor; a light emitting layer and a common layer on the first electrode; and a second electrode on the common layer. The power supply wire includes: a first conductive layer; a second conductive layer on the first conductive layer; and a third conductive layer on the second conductive layer. The third conductive layer protrudes more than the second conductive layer on a side surface of the power supply wire, and the second electrode contacts a side surface of the second conductive layer.Type: GrantFiled: January 23, 2023Date of Patent: August 6, 2024Assignee: Samsung Display Co., Ltd.Inventors: Hyun Min Cho, Tae Wook Kang, Sang Gun Choi, Shin Il Choi, Yun Jung Oh, Myoung Geun Cha