Patents by Inventor Tai Ji An
Tai Ji An has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11563440Abstract: An analog-to-digital conversion device and analog-to-digital conversion method thereof are provided. The analog-to-digital conversion device includes an analog circuit configured to output an analog input signal, and an analog-to-digital converter configured to receive the analog input signal and configured to outputting a digital output signal corresponding to the analog input signal with the use of first and second capacitor arrays, each of the first and second capacitor arrays including a first capacitor having a calibration capacitor connected thereto and a second capacitor having no calibration capacitor connected thereto, wherein the analog-to-digital converter is configured to calibrate the capacitance of the first capacitor by providing a first calibration voltage to the calibration capacitor and is configured to output the digital output signal corresponding to the analog input signal with the use of the calibrated capacitance of the first capacitor.Type: GrantFiled: June 3, 2021Date of Patent: January 24, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Tai Ji An, Jun Sang Park, Gil Cho Ahn, Seung Hoon Lee, Yong Tae Kim, Kee Ho Ryu, Seung Hoon Lee, Je Min Jeon
-
Publication number: 20220077867Abstract: An analog-to-digital conversion device and analog-to-digital conversion method thereof are provided. The analog-to-digital conversion device includes an analog circuit configured to output an analog input signal, and an analog-to-digital converter configured to receive the analog input signal and configured to outputting a digital output signal corresponding to the analog input signal with the use of first and second capacitor arrays, each of the first and second capacitor arrays including a first capacitor having a calibration capacitor connected thereto and a second capacitor having no calibration capacitor connected thereto, wherein the analog-to-digital converter is configured to calibrate the capacitance of the first capacitor by providing a first calibration voltage to the calibration capacitor and is configured to output the digital output signal corresponding to the analog input signal with the use of the calibrated capacitance of the first capacitor.Type: ApplicationFiled: June 3, 2021Publication date: March 10, 2022Applicants: Samsung Electronics Co., Ltd., Sogang University Research & Business Development FoundationInventors: Tai Ji AN, Jun Sang PARK, Gil Cho AHN, Seung Hoon LEE, Yong Tae KIM, Kee Ho RYU, Seung Hoon LEE, Je Min JEON
-
Patent number: 11270660Abstract: A data driver includes a digital to analog converter configured to receive a reference gray voltage and image data, and configured to generate gray voltages corresponding to the image data, and an output buffer including a plurality of buffer circuits connected to an output terminal of the digital to analog converter, and configured to selectively receive one of the gray voltages.Type: GrantFiled: December 9, 2019Date of Patent: March 8, 2022Assignees: Samsung Display Co., Ltd., Sogang University Research FoundationInventors: Moon Sang Hwang, Weon Jun Choe, Jun Sang Park, Tai Ji An, Seung Hoon Lee
-
Publication number: 20200118512Abstract: A data driver includes a digital to analog converter configured to receive a reference gray voltage and image data, and configured to generate gray voltages corresponding to the image data, and an output buffer including a plurality of buffer circuits connected to an output terminal of the digital to analog converter, and configured to selectively receive one of the gray voltages.Type: ApplicationFiled: December 9, 2019Publication date: April 16, 2020Inventors: Moon Sang Hwang, Weon Jun Choe, Jun Sang Park, Tai Ji An, Seung Hoon Lee
-
Patent number: 10593269Abstract: A data driver includes a ramp signal generator generating a first ramp signal and a second ramp signal, a counter generating a count signal based on a clock signal, and channels each generating a data signal based on the first ramp signal, the second ramp signal, and the count signal. Each channel includes a latch circuit dividing the image data into a first partial data and a second partial data and latching the first and the second partial data, a duplication driver generating first and second reference signals by duplicating the first and second ramp signals, a digital-analog converter generating a driving signal corresponding to a first partial data based on the first and second reference signals, and an output circuit sampling the driving signal by comparing the second partial data with the count signal to output the data signal.Type: GrantFiled: January 24, 2018Date of Patent: March 17, 2020Assignees: Samsung Display Co., Ltd., Sogang University Research & Business Development FoundationInventors: Sang Kuk Kim, Moonsang Hwang, Weonjun Choe, Tai-Ji An, Seung-Hoon Lee, Won-Kang Kim, Jun-Sang Park
-
Patent number: 10504474Abstract: A data driver includes a digital to analog converter configured to receive a reference gray voltage and image data, and configured to generate gray voltages corresponding to the image data, and an output buffer including a plurality of buffer circuits connected to an output terminal of the digital to analog converter, and configured to selectively receive one of the gray voltages.Type: GrantFiled: April 2, 2019Date of Patent: December 10, 2019Assignees: Samsung Display Co., Ltd., Sogang University Research FoundationInventors: Moon Sang Hwang, Weon Jun Choe, Jun Sang Park, Tai Ji An, Seung Hoon Lee
-
Publication number: 20190228731Abstract: A data driver includes a digital to analog converter configured to receive a reference gray voltage and image data, and configured to generate gray voltages corresponding to the image data, and an output buffer including a plurality of buffer circuits connected to an output terminal of the digital to analog converter, and configured to selectively receive one of the gray voltages.Type: ApplicationFiled: April 2, 2019Publication date: July 25, 2019Inventors: Moon Sang Hwang, Weon Jun Choe, Jun Sang Park, Tai Ji An, Seung Hoon Lee
-
Patent number: 10297221Abstract: A data driver includes a digital to analog converter configured to receive a reference gray voltage and image data, and configured to generate gray voltages corresponding to the image data, and an output buffer including a plurality of buffer circuits connected to an output terminal of the digital to analog converter, and configured to selectively receive one of the gray voltages.Type: GrantFiled: June 6, 2016Date of Patent: May 21, 2019Assignees: Samsung Display Co., Ltd., Sogang University Research FoundationInventors: Moon Sang Hwang, Weon Jun Choe, Jun Sang Park, Tai Ji An, Seung Hoon Lee
-
Patent number: 10276116Abstract: A digital-to-analog converter may include a converting unit and a distributing unit. The converting unit may generate a first analog signal set based on less-than-all bits of an image data set in a first period and may generate a second analog signal set based on all bits of the image data set in a second period. The all bits may include at least 2 bits. The distributing unit may include output terminals, may distribute the first analog signal set to the output terminals in a first sequence in the first period, and may distribute the second analog signal to the output terminals in a second sequence. The second sequence may be opposite to the first sequence.Type: GrantFiled: February 22, 2017Date of Patent: April 30, 2019Assignee: Samsung Display Co., Ltd.Inventors: Sang-Kuk Kim, Weon-Jun Choe, Moon-Sang Hwang, Tai-Ji An, Seung-Hoon Lee, Won-Kang Kim, Jun-Sang Park
-
Publication number: 20180211605Abstract: A data driver includes a ramp signal generator generating a first ramp signal and a second ramp signal, a counter generating a count signal based on a clock signal, and channels each generating a data signal based on the first ramp signal, the second ramp signal, and the count signal. Each channel includes a latch circuit dividing the image data into a first partial data and a second partial data and latching the first and the second partial data, a duplication driver generating first and second reference signals by duplicating the first and second ramp signals, a digital-analog converter generating a driving signal corresponding to a first partial data based on the first and second reference signals, and an output circuit sampling the driving signal by comparing the second partial data with the count signal to output the data signal.Type: ApplicationFiled: January 24, 2018Publication date: July 26, 2018Inventors: Sang Kuk KIM, Moonsang HWANG, Weonjun CHOE, Tai-Ji AN, Seung-Hoon LEE, Won-Kang KIM, Jun-Sang PARK
-
Publication number: 20170243553Abstract: A digital-to-analog converter may include a converting unit and a distributing unit. The converting unit may generate a first analog signal set based on less-than-all bits of an image data set in a first period and may generate a second analog signal set based on all bits of the image data set in a second period. The all bits may include at least 2 bits. The distributing unit may include output terminals, may distribute the first analog signal set to the output terminals in a first sequence in the first period, and may distribute the second analog signal to the output terminals in a second sequence. The second sequence may be opposite to the first sequence.Type: ApplicationFiled: February 22, 2017Publication date: August 24, 2017Inventors: Sang-Kuk KIM, Weon-Jun CHOE, Moon-Sang HWANG, Tai-Ji AN, Seung-Hoon LEE, Won-Kang KIM, Jun-Sang PARK
-
Publication number: 20170032759Abstract: A data driver includes a digital to analog converter configured to receive a reference gray voltage and image data, and configured to generate gray voltages corresponding to the image data, and an output buffer including a plurality of buffer circuits connected to an output terminal of the digital to analog converter, and configured to selectively receive one of the gray voltages.Type: ApplicationFiled: June 6, 2016Publication date: February 2, 2017Inventors: Moon Sang Hwang, Weon Jun Choe, Jun Sang Park, Tai Ji An, Seung Hoon Lee
-
Patent number: 8972699Abstract: A multicore interface with dynamic task management capability and a task loading and offloading method thereof are provided. The method disposes a communication interface between a micro processor unit (MPU) and a digital signal processor (DSP) and dynamically manages tasks assigned by the MPU to the DSP. First, an idle processing unit of the DSP is searched, and then one of a plurality of threads of the task is assigned to the processing unit. Finally, the processing unit is activated to execute the thread. Accordingly, the communication efficiency of the multicore processor can be effectively increased while the hardware cost can be saved.Type: GrantFiled: April 22, 2008Date of Patent: March 3, 2015Assignee: Industrial Technology Research InstituteInventors: Tai-Ji Lin, Tien-Wei Hsieh, Yuan-Hua Chu, Shih-Hao Ou, Xiang-Sheng Deng, Chih-Wei Liu
-
Publication number: 20140326632Abstract: A packing member for packing an article includes a medium accommodating portion accommodating medium, a non-return valve for passing the medium toward the medium accommodating portion along a longitudinal direction of the medium accommodating portion and for stopping the medium in an opposite direction away from the medium accommodating portion, and a flow path, formed by welding the non-return valve to the medium accommodating portion, for passing the medium. The flow path includes a reference flow path portion extending in the longitudinal direction and an expanding flow path portion having a width larger than that of the reference flow path portion.Type: ApplicationFiled: July 23, 2014Publication date: November 6, 2014Inventors: Tai ji Watanabe, Takeshi Narita
-
Publication number: 20100072103Abstract: A packing member for packing an article, the packing member includes a medium accommodating portion accommodating medium; a non-return valve for passing the medium toward the medium accommodating portion along a longitudinal direction of the medium accommodating portion and for stopping the medium in an opposite direction away from the medium accommodating portion; and a flow path, formed by welding the non-return valve to the medium accommodating portion, for passing the medium, the flow path including a reference flow path portion extending in the longitudinal direction and an expanding flow path portion having a width larger than that of the reference flow path portion.Type: ApplicationFiled: September 18, 2009Publication date: March 25, 2010Applicant: CANON KABUSHIKI KAISHAInventors: Tai ji Watanabe, Takeshi Narita
-
Publication number: 20090172683Abstract: A multicore interface with dynamic task management capability and a task loading and offloading method thereof are provided. The method disposes a communication interface between a micro processor unit (MPU) and a digital signal processor (DSP) and dynamically manages tasks assigned by the MPU to the DSP. First, an idle processing unit of the DSP is searched, and then one of a plurality of threads of the task is assigned to the processing unit. Finally, the processing unit is activated to execute the thread. Accordingly, the communication efficiency of the multicore processor can be effectively increased while the hardware cost can be saved.Type: ApplicationFiled: April 22, 2008Publication date: July 2, 2009Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Tai-Ji Lin, Tien-Wei Hsieh, Yuan-Hua Chu, Shih-Hao Ou, Xiang-Sheng Deng, Chih-Wei Liu
-
Patent number: 6278610Abstract: A connector for module that connects a module to a printed circuit board in a position wherein the board plane of the module is approximately parallel to the printed circuit board.Type: GrantFiled: August 23, 2000Date of Patent: August 21, 2001Assignee: J.S.T. Mfg. Co., Ltd.Inventors: Kaori Yasufuku, Tai ji Hosaka, Masaaki Miyazawa