Patents by Inventor Takahiko Nakano
Takahiko Nakano has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7111031Abstract: A data driven information processor circulates a data packet therein, while in accordance with a previously prepared data flow program the processor performs a plurality of types of operation including performing an arithmetic operation on data and accumulating a result of the arithmetic operation in an accumulation operation performed repeatedly. The accumulation operation is performed in the information processor only at a product-sum operation portion. While the operation is being performed, a data packet having stored therein data to be accumulated is not required to circulate round a loop formed of other components of the information processor. The accumulation operation can thus be performed fast.Type: GrantFiled: October 17, 2002Date of Patent: September 19, 2006Assignee: Sharp Kabushiki KaishaInventor: Takahiko Nakano
-
Publication number: 20060066572Abstract: A pointing device includes a sensor obtaining image information, and an image producing unit producing a comparison image at predetermined time intervals by lowering a spatial resolution of an image based on the image information obtained by the sensor and increasing a density resolution of the image based on the image information. The device arithmetically obtains a correlation value indicating a correlation between a predetermined region in a first comparison image among the plurality of comparison images produced by the image producing unit and a predetermined region in a second comparison image produced after the first comparison image.Type: ApplicationFiled: September 27, 2005Publication date: March 30, 2006Inventors: Manabu Yumoto, Takahiko Nakano, Takuji Urata, Sohichi Miyata, Jun Ueda, Tsukasa Ogasawara
-
Patent number: 6977756Abstract: A data driven type processing device has an error diffusion computing unit built therein. An error holding register is provided within the error diffusion computing unit, and is used to successively store and update a value of error information of a pixel that is to be diffused to a neighboring pixel being processed continuously. An error data memory is provided outside the computing unit, and is used to store and update a value of the error information that is to be diffused to another neighboring pixel being processed discontinuously. The error information and the values to be diffused are stored in a packet, and the packet is circulated for operation.Type: GrantFiled: June 12, 2001Date of Patent: December 20, 2005Assignee: Sharp Kabushiki KaishaInventors: Takahiko Nakano, Motoki Takase, Tsuyoshi Muramatsu
-
Patent number: 6726491Abstract: A Jack connector includes: a retainer which holds a semiconductor optical device and an electrical connection terminals; wherein the electrical connection terminals each extend out of the retainer so as to be soldered onto a board; wherein the retainer has recesses provided in a vicinity of the respective terminals so as to accommodate a solder possibly creeping up along the terminals when the jack connector is soldered onto the board.Type: GrantFiled: August 30, 2001Date of Patent: April 27, 2004Assignee: Sharp Kabushiki KaishaInventors: Takahiko Nakano, Takashi Takaoka, Mitsuhisa Ikuta
-
Publication number: 20040061872Abstract: Optical displacement sensor 10 may possess light-emitting element(s) 11 for projecting light onto distance measurement target(s) 17, and light-receiving element(s) 12 capable of receiving light reflected from distance measurement target(s) 17 and disposed such that light-receiving surface(s) 12a thereof is or are substantially perpendicular to optical axis or axes R1 of projected light. Furthermore, such optical displacement sensor(s) 10 may be equipped with slit(s) 13 capable of narrowing light beam(s) projected toward distance measurement target(s) 17, and slit(s) 14 capable of narrowing light reflected from distance measurement target(s) 17.Type: ApplicationFiled: September 25, 2003Publication date: April 1, 2004Inventor: Takahiko Nakano
-
Publication number: 20030079110Abstract: A data driven information processor circulates a data packet therein, while in accordance with a previously prepared data flow program the processor performs a plurality of types of operation including performing an arithmetic operation on data and accumulating a result of the arithmetic operation in an accumulation operation performed repeatedly. The accumulation operation is performed in the information processor only at a product-sum operation portion. While the operation is being performed, a data packet having stored therein data to be accumulated is not required to circulate round a loop formed of other components of the information processor. The accumulation operation can thus be performed fast.Type: ApplicationFiled: October 17, 2002Publication date: April 24, 2003Inventor: Takahiko Nakano
-
Publication number: 20020028601Abstract: A Jack connector includes: a retainer which holds a semiconductor optical device and an electrical connection terminals; wherein the electrical connection terminals each extend out of the retainer so as to be soldered onto a board; wherein the retainer has recesses provided in a vicinity of the respective terminals so as to accommodate a solder possibly creeping up along the terminals when the jack connector is soldered onto the board.Type: ApplicationFiled: August 30, 2001Publication date: March 7, 2002Inventors: Takahiko Nakano, Takashi Takaoka, Mitsuhisa Ikuta
-
Publication number: 20020003632Abstract: A data driven type processing device has an error diffusion computing unit built therein. An error holding register is provided within the error diffusion computing unit, and is used to successively store and update a value of error information of a pixel that is to be diffused to a neighboring pixel being processed continuously. An error data memory is provided outside the computing unit, and is used to store and update a value of the error information that is to be diffused to another neighboring pixel being processed discontinuously. The error information and the values to be diffused are stored in a packet, and the packet is circulated for operation.Type: ApplicationFiled: June 12, 2001Publication date: January 10, 2002Inventors: Takahiko Nakano, Motoki Takase, Tsuyoshi Muramatsu
-
Patent number: 5642463Abstract: A stereophonic voice recording and playback device for stereophonically recording and reproducing voice signals, includes: an adding circuit for receiving a first channel analog voice signal and a second channel analog voice signal, performing orthogonal conversion of the respective analog voice signals, and adding the orthogonally converted signals; an Analog-to-Digital (A/D) converter for receiving the added signal from the adding circuit and converting the added signal to a digital signal; a compressing circuit for receiving the digital signal from the A/D converter and compressing the digital signal; a memory circuit for storing the compressed digital signal; and an expanding circuit for reading out the digital signal from the memory circuit and reproducing a stereophonic signal.Type: GrantFiled: December 21, 1993Date of Patent: June 24, 1997Assignee: Sharp Kabushiki KaishaInventors: Takahiko Nakano, Yasumoto Murata
-
Patent number: 5633633Abstract: A codec apparatus is for converting an analog signal to a digital signal, and for decoding the digital signal to an analog signal. The codec apparatus includes a detection device for discriminating a frequency bandwidth of the analog signal, and a changing device for changing a sampling frequency of the digital signal based upon a signal from the detection device. The sampling frequency of a digital signal can be changed according to a frequency bandwidth of an analog signal. This arrangement can prevent the sampling frequency from being set excessively high.Type: GrantFiled: May 19, 1994Date of Patent: May 27, 1997Assignee: Sharp Kabushiki KaishaInventor: Takahiko Nakano
-
Patent number: 5600755Abstract: A voice codec apparatus for predictive coding is disclosed, in which an automatic gain control circuit controls the gain for decoding by the use of a maximum prediction value generated at the time of coding. The accurate gain control of the output signal is thus made possible at the time of decoding.Type: GrantFiled: October 11, 1995Date of Patent: February 4, 1997Assignee: Sharp Kabushiki KaishaInventors: Takahiko Nakano, Syuuichi Yoshikawa
-
Patent number: 5539787Abstract: A converter which is connected to a modulation/demodulation equipment having a first interface and to a terminal equipment having a second interface is disclosed. The converter includes a first connector for electrically connecting the converter to the modulation/demodulation equipment; a second connector for electrically connecting the converter to the terminal equipment; a signal converting circuit connected to the first connector and the second connector, for converting a signal input from the first connector into a signal which follows the second interface, the converted signal being output to the second connector, and for converting a signal input from the second connector into a signal which follows the first interface, the converted signal being output to the first connector; and a power supply circuit for supplying power to the modulation/demodulation equipment via the first connector.Type: GrantFiled: July 6, 1993Date of Patent: July 23, 1996Assignee: Sharp Kabushiki KaishaInventors: Takahiko Nakano, Yuuji Nishiwaki
-
Patent number: 5504835Abstract: A voice reproducing device includes a data generator for sequentially providing digital data as an initial value to a recurrence equation and for generating a prescribed number of data with each given an initial value, a decoder for controlling the polarity of its output and the output time thereof in accordance with the data generated by the data generator and for outputting a pulse accordingly, and an analog integrating circuit for integrating the pulse output from the decoder.Type: GrantFiled: May 19, 1992Date of Patent: April 2, 1996Assignee: Sharp Kabushiki KaishaInventors: Shuichi Yoshikawa, Takahiko Nakano, Yasumoto Murata
-
Patent number: 5479504Abstract: A hybrid circuit applies a data sending signal and an inverted data sending signal to the ends of a primary coil, so that the primary coil receives voltages based on the sum of the voltages of the two signals. As a result, the gains of internal amplifiers can be small, thereby maintaining low level voltages in the hybrid circuit. In addition, because the hybrid circuit is balanced, grounding is unnecessary and noise is kept at a low level.Type: GrantFiled: March 9, 1994Date of Patent: December 26, 1995Assignee: Sharp Kabushiki KaishaInventors: Takahiko Nakano, Shinji Hattori
-
Patent number: 5404315Abstract: A sound gain control device for automatically controlling a gain by which an output signal from a sound CODEC is multiplied is provided. Sound signals from a sound input device are processed by a non-linear conversion circuit so that the sound signals with small amplitudes are enlarged by extending the amplitudes and the time axis thereof, thereby to average the incidence probabilities of amplitudes. Then, a proper amplitude for a gain control is calculated based on the averaged signals by an amplitude calculating circuit, and a gain corresponding to the calculated amplitude is determined by a gain determining circuit and sent as a amplitude coefficient to a multiplier to which the sound signals from the sound input device are input through a sound CODEC.Type: GrantFiled: April 30, 1992Date of Patent: April 4, 1995Assignee: Sharp Kabushiki KaishaInventors: Takahiko Nakano, Shuichi Yoshikawa
-
Patent number: 5353338Abstract: A modem including an identification signal detection section for detecting a specific identification signal during data transmission, a mode switching section for switching the mode from data transmit mode to control command accept mode when the identification signal is detected singly, and an identification signal deleting section for deleting one identification signal from the transmit data when successive identification signals are detected. During data transmission, the mode can be switched over to the control command accept mode by sending a specific identification signal from the data terminal equipment.Type: GrantFiled: April 16, 1992Date of Patent: October 4, 1994Assignee: Sharp Kabushiki KaishaInventors: Takahiko Nakano, Shuichi Yoshikawa
-
Patent number: 5068876Abstract: A phase shift angle detector for detecting a phase shift angle of a multiphase modulated signal includes a first multiplier coupled with a first low pass filter for producing a cosine wave signal having a phase which is a sum of a phase shift .phi.e and the modulated signal g(t), and a second multiplier coupled with a second low pass filter for producing a sine wave signal having a phase which is a sum of a phase shift .phi.e and the modulated signal g(t). A circuit is provided for calculating an inverse tangent using the cosine wave signal and the sine wave signal to produce a signal representing the pahse shift .phi.e.Type: GrantFiled: March 30, 1989Date of Patent: November 26, 1991Assignee: Sharp Kabushiki KaishaInventors: Shuuichi Yoshikawa, Masahiko Watanabe, Michio Ikeuchi, Yasumoto Murata, Takahiko Nakano