Patents by Inventor Takanori Yamazoe
Takanori Yamazoe has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7652924Abstract: The present invention is directed to largely reduce peak current at the time of operation of a boosting circuit provided for an EEPROM. In the erase/write operation, first, a low-frequency clock signal as a selection clock signal is input by a low-frequency clock control signal to a charge pump. After lapse of a certain period (about ? of fall time), a high-frequency clock signal having a frequency higher than that of the low-frequency clock signal is output by a high-frequency clock control signal and is input as the selection clock signal to the charge pump to boost a voltage to a predetermined voltage level. In such a manner, while suppressing the peak of consumption current, the fall time of the boosted voltage can be shortened.Type: GrantFiled: July 11, 2008Date of Patent: January 26, 2010Assignee: Renesas Technology Corp.Inventors: Yoshiki Kawajiri, Masaaki Terasawa, Takanori Yamazoe
-
Publication number: 20090267736Abstract: A contactless electronic device comprises a semiconductor integrated circuit device, a plurality of antennas (or antenna coils) for receiving high-frequency signals supplied by radio waves or electromagnetic waves having different frequencies. An interface judgment circuit judges which antenna the high-frequency signals are inputted through, and according to a result of the judgment, the operation of the semiconductor integrated circuit device is changed. In this manner, the contactless electronic device becomes possible to respond to a plurality of communication protocols using high-frequency signals having different frequencies, while contactless electronic devices have been impossible to respond to communication protocols using various high-frequency signals.Type: ApplicationFiled: March 21, 2008Publication date: October 29, 2009Inventors: Kazuki WATANABE, Takanori Yamazoe
-
Publication number: 20090213649Abstract: A semiconductor processing device according to the invention includes a first non-volatile memory (21) for erasing stored information on a first data length unit, a second non-volatile memory (22) for erasing stored information on a second data length unit, and a central processing unit (2), and capable of inputting/outputting encrypted data from/to an outside. The first non-volatile memory is used for storing an encryption key to be utilized for encrypting the data. The second non-volatile memory is used for storing a program to be processed by the central processing unit. The non-volatile memories to be utilized for storing the program and for storing the encryption key are separated from each other, and the data lengths of the erase units of information to be stored in the non-volatile memories are defined separately.Type: ApplicationFiled: August 29, 2002Publication date: August 27, 2009Inventors: Masatoshi Takahashi, Takanori Yamazoe, Kozo Katayama, Toshihiro Tanaka, Yutaka Shinagawa, Hiroshi Watase, Takeo Kanai, Nobutaka Nagasaki
-
Publication number: 20090109001Abstract: A wireless IC tag system according to the present invention is provided with a wireless IC tag, a reader/writer device and a high-frequency signal output device. The reader/writer device outputs a first high-frequency signal. The high-frequency signal output device outputs a second high-frequency signal only during a period when the reader/writer device outputs the first high-frequency signal. The wireless IC tag is provided with an antenna, a power supply circuit and a communication circuit. The antenna receives the first and second high-frequency signals. The power supply circuit generates a power supply voltage from the first and second high-frequency signals. The communication circuit transmits and receives an information signal to and from the reader/writer device by utilizing the first high-frequency signal.Type: ApplicationFiled: August 13, 2008Publication date: April 30, 2009Inventors: Kazuki Watanabe, Masaaki Yamamoto, Takanori Yamazoe
-
Patent number: 7512007Abstract: A delay from the release of a low power consumption mode of nonvolatile memory to the restart of read operation is reduced. Nonvolatile memory which can electrically rewrite stored information has in well regions plural nonvolatile memory cell transistors having drain electrodes and source electrodes respectively coupled to bit lines and source lines and gate electrodes coupled to word lines and storing information based on a difference between threshold voltages to a word line select level in read operation, and the nonvolatile memory has a low power consumption mode. In the low power consumption mode, a second voltage lower than a circuit ground voltage and higher than a first negative voltage necessary for read operation is supplied to the well regions and word lines. When boost forming a rewriting negative voltage therein, a circuit node at a negative voltage is not the circuit ground voltage in the low power consumption mode.Type: GrantFiled: January 9, 2008Date of Patent: March 31, 2009Assignee: Renesas Technology Corp.Inventors: Masaaki Terasawa, Yoshiki Kawajiri, Takanori Yamazoe
-
Publication number: 20080279011Abstract: The present invention is directed to largely reduce peak current at the time of operation of a boosting circuit provided for an EEPROM. In the erase/write operation, first, a low-frequency clock signal as a selection clock signal is input by a low-frequency clock control signal to a charge pump. After lapse of a certain period (about ? of fall time), a high-frequency clock signal having a frequency higher than that of the low-frequency clock signal is output by a high-frequency clock control signal and is input as the selection clock signal to the charge pump to boost a voltage to a predetermined voltage level. In such a manner, while suppressing the peak of consumption current, the fall time of the boosted voltage can be shortened.Type: ApplicationFiled: July 11, 2008Publication date: November 13, 2008Inventors: YOSHIKI KAWAJIRI, Masaaki Terasawa, Takanori Yamazoe
-
Patent number: 7411831Abstract: The present invention is directed to largely reduce peak current at the time of operation of a boosting circuit provided for an EEPROM. In the erase/write operation, first, a low-frequency clock signal as a selection clock signal is input by a low-frequency clock control signal to a charge pump. After lapse of a certain period (about ? of fall time), a high-frequency clock signal having a frequency higher than that of the low-frequency clock signal is output by a high-frequency clock control signal and is input as the selection clock signal to the charge pump to boost a voltage to a predetermined voltage level. In such a manner, while suppressing the peak of consumption current, the fall time of the boosted voltage can be shortened.Type: GrantFiled: June 26, 2007Date of Patent: August 12, 2008Assignee: Renesas Technology Corp.Inventors: Yoshiki Kawajiri, Masaaki Terasawa, Takanori Yamazoe
-
Publication number: 20080143488Abstract: An Radio Frequency Identification Device (RFID) for receiving commands transmitted from a reader/writer of a RFID system to which the RFID belongs, having a demodulation circuit comprising a variable LPF, a binarization circuit connected to the variable LPF, a transmission rate detection circuit for detecting the transmission rate of a received command from an output signal of the binarization circuit, and a control circuit for setting the bandwidth corresponding to the maximum transmission rate of the received command as the reception bandwidth of the variable LPF in the initial state, and changing the reception bandwidth of the variable LPF according to the detected transmission rate of the received command.Type: ApplicationFiled: August 26, 2007Publication date: June 19, 2008Inventors: Masaaki Yamamoto, Takanori Yamazoe, Toshiyuki Kuwana, Kazuki Watanabe
-
Publication number: 20080137429Abstract: A delay from the release of a low power consumption mode of nonvolatile memory to the restart of read operation is reduced. Nonvolatile memory which can electrically rewrite stored information has in well regions plural nonvolatile memory cell transistors having drain electrodes and source electrodes respectively coupled to bit lines and source lines and gate electrodes coupled to word lines and storing information based on a difference between threshold voltages to a word line select level in read operation, and the nonvolatile memory has a low power consumption mode. In the low power consumption mode, a second voltage lower than a circuit ground voltage and higher than a first negative voltage necessary for read operation is supplied to the well regions and word lines. When boost forming a rewriting negative voltage therein, a circuit node at a negative voltage is not the circuit ground voltage in the low power consumption mode.Type: ApplicationFiled: January 9, 2008Publication date: June 12, 2008Inventors: Masaaki TERASAWA, Yoshiki Kawajiri, Takanori Yamazoe
-
Patent number: 7385853Abstract: A delay from the release of a low power consumption mode of nonvolatile memory to the restart of read operation is reduced. Nonvolatile memory which can electrically rewrite stored information has in well regions plural nonvolatile memory cell transistors having drain electrodes and source electrodes respectively coupled to bit lines and source lines and gate electrodes coupled to word lines and storing information based on a difference between threshold voltages to a word line select level in read operation, and the nonvolatile memory has a low power consumption mode. In the low power consumption mode, a second voltage lower than a circuit ground voltage and higher than a first negative voltage necessary for read operation is supplied to the well regions and word lines. When boost forming a rewriting negative voltage therein, a circuit node at a negative voltage is not the circuit ground voltage in the low power consumption mode.Type: GrantFiled: June 29, 2007Date of Patent: June 10, 2008Assignee: Renesas Technology Corp.Inventors: Masaaki Terasawa, Yoshiki Kawajiri, Takanori Yamazoe
-
Publication number: 20080018430Abstract: A technology for detecting an RFID by a reader writer and transmitting harmonics for reading and writing the RFID timely without using an object detection sensor is provided. Using a nonlinearity of a rectifier or a demodulator in an IC chip of the RFID, a continuous wave or a modulated wave of two or more different frequencies is output from the reader writer. The RFID receives the continuous wave or the modulated wave of two or more different frequencies and the reader writer receives harmonics intermodulation generated by the rectifier or the demodulator in the IC chip. Therefore, the RFID can be detected without any special object detection sensor, and a modulated wave for reading or writing the RFID can be transmitted.Type: ApplicationFiled: July 5, 2007Publication date: January 24, 2008Inventors: Takanori Yamazoe, Masaaki Yamamoto, Toshiyuki Kuwana
-
Publication number: 20070279191Abstract: A technique of reducing the interference wave occurred between a plurality of reader/writers in an environment in which a plurality of RFID systems are operating. An RFID system includes a plurality of reader/writers and a controller for controlling the plurality of reader/writers. Each reader/writer includes a body, antennas, and a distributor for selecting one antenna from the antennas. The controller selects an antenna having a positional relationship in which the interference wave is small from the antennas of each reader/writer, and giving a command for the antenna to the body of each reader/writer. Each reader/writer selects one antenna from the antennas based on the command from the controller and transmits a command to the RFID.Type: ApplicationFiled: May 18, 2007Publication date: December 6, 2007Inventors: Masaaki Yamamoto, Takanori Yamazoe, Toshiyuki Kuwana
-
Publication number: 20070274129Abstract: A delay from the release of a low power consumption mode of nonvolatile memory to the restart of read operation is reduced. Nonvolatile memory which can electrically rewrite stored information has in well regions plural nonvolatile memory cell transistors having drain electrodes and source electrodes respectively coupled to bit lines and source lines and gate electrodes coupled to word lines and storing information based on a difference between threshold voltages to a word line select level in read operation, and the nonvolatile memory has a low power consumption mode. In the low power consumption mode, a second voltage lower than a circuit ground voltage and higher than a first negative voltage necessary for read operation is supplied to the well regions and word lines. When boost forming a rewriting negative voltage therein, a circuit node at a negative voltage is not the circuit ground voltage in the low power consumption mode.Type: ApplicationFiled: June 29, 2007Publication date: November 29, 2007Inventors: Masaaki Terasawa, Yoshiki Kawajiri, Takanori Yamazoe
-
Publication number: 20070247920Abstract: The present invention is directed to largely reduce peak current at the time of operation of a boosting circuit provided for an EEPROM. In the erase/write operation, first, a low-frequency clock signal as a selection clock signal is input by a low-frequency clock control signal to a charge pump. After lapse of a certain period (about ? of fall time), a high-frequency clock signal having a frequency higher than that of the low-frequency clock signal is output by a high-frequency clock control signal and is input as the selection clock signal to the charge pump to boost a voltage to a predetermined voltage level. In such a manner, while suppressing the peak of consumption current, the fall time of the boosted voltage can be shortened.Type: ApplicationFiled: June 26, 2007Publication date: October 25, 2007Inventors: Yoshiki Kawajiri, Masaaki Terasawa, Takanori Yamazoe
-
Patent number: 7286401Abstract: Disclosed here is a nonvolatile semiconductor memory device used to prevent data loss that might occur in unselected memory cells due to a disturbance that might occur during programming/erasing in/from those memory cells. In the nonvolatile semiconductor memory device, the number of programming/erasing operations performed in a data storage block over a programming/erasing unit of the subject nonvolatile memory is recorded in an erasing/programming counter EW CT provided in each data storage block. When the value of the erasing/programming counter reaches a predetermined value, the data storage block corresponding to the erasing/programming counter is refreshed. In the refreshing operation, the data in the data storage block is stored in a temporary storing region provided in the data storage block, then the data in a temporary storing region of the data storage area is erased and the data stored temporarily is programmed in the data storage block again.Type: GrantFiled: December 3, 2004Date of Patent: October 23, 2007Assignee: Renesas Technology Corp.Inventors: Tetsuya Ishimaru, Takanori Yamazoe
-
Patent number: 7254084Abstract: A delay from the release of a low power consumption mode of nonvolatile memory to the restart of read operation is reduced. Nonvolatile memory which can electrically rewrite stored information has in well regions plural nonvolatile memory cell transistors having drain electrodes and source electrodes respectively coupled to bit lines and source lines and gate electrodes coupled to word lines and storing information based on a difference between threshold voltages to a word line select level in read operation, and the nonvolatile memory has a low power consumption mode. In the low power consumption mode, a second voltage lower than a circuit ground voltage and higher than a first negative voltage necessary for read operation is supplied to the well regions and word lines. When boost forming a rewriting negative voltage therein, a circuit node at a negative voltage is not the circuit ground voltage in the low power consumption mode.Type: GrantFiled: May 27, 2005Date of Patent: August 7, 2007Assignee: Renesas Technology Corp.Inventors: Masaaki Terasawa, Yoshiki Kawajiri, Takanori Yamazoe
-
Patent number: 7251162Abstract: The present invention is directed to largely reduce peak current at the time of operation of a boosting circuit provided for an EEPROM. In the erase/write operation, first, a low-frequency clock signal as a selection clock signal is input by a low-frequency clock control signal to a charge pump. After lapse of a certain period (about ? of fall time), a high-frequency clock signal having a frequency higher than that of the low-frequency clock signal is output by a high-frequency clock control signal and is input as the selection clock signal to the charge pump to boost a voltage to a predetermined voltage level. In such a manner, while suppressing the peak of consumption current, the fall time of the boosted voltage can be shortened.Type: GrantFiled: April 27, 2005Date of Patent: July 31, 2007Assignee: Renesas Technology Corp.Inventors: Yoshiki Kawajiri, Masaaki Terasawa, Takanori Yamazoe
-
Patent number: 7228377Abstract: In a semiconductor integrated circuit device equipped with a flash memory and an EEPROM which are nonvolatile memories, the invention provides a technique that makes it possible to restrict an EEPROM capacity to a minimum necessary amount and reduce a chip area. Data of a minimal size required for one application program and rewritten frequently is stored in the EEPROM, and the EEPROM is configured to have a capacity of about that minimal size. Data of the same size that are respectively handled by other applications and rewritten frequently are stored in the flash memory. With respect to an application that is actually used, its data stored in the flash memory is transferred to the EEPROM and used. Data transfer between the flash memory and the EEPROM is performed if necessary. Consequently, the EEPROM capacity can be reduced and chip area reduction can be achieved.Type: GrantFiled: June 2, 2004Date of Patent: June 5, 2007Assignee: Renesas, Technology Corp.Inventors: Takanori Yamazoe, Takashi Tase, Junji Shigeta, Nobutaka Nagasaki, Eiji Yamasaki, Nobuhiro Oodaira, Kozo Katayama
-
Patent number: 7221610Abstract: Different stepped-up voltages and different output currents are generated in one charge pump circuit without increasing the chip area of the charge pump circuit and also electric power consumption in the charge pump circuit to be reduced to a very low power consumption level in standby mode and other modes. A semiconductor integrated circuit device comprises one charge pump circuit with an N number of basic pump cell stages connected to step up voltages in the erase and write modes of a non-volatile memory or the like, generates stepped-up voltages lower than in the erase and write modes and different from one another in output current supply capability, by using series- or parallel-connected pump cells not in excess of the N number of pump cell stages mentioned above, and changes a voltage step-up clock to a stepped-up voltage detection signal.Type: GrantFiled: February 7, 2005Date of Patent: May 22, 2007Assignee: Renesas Technology Corp.Inventors: Takanori Yamazoe, Yuichiro Akimoto, Hisanobu Ishida, Eiji Yamasaki, Nobuhiro Oodaira
-
Patent number: 7215179Abstract: The present invention relates to a booster circuit of a non-volatile memory requiring a plus or minus high voltage equal to or higher than a power-supply voltage. The present invention can generate a high voltage of approximately 12 V even at a low power-supply voltage equal to or lower than 3 V and generate not only a plus high voltage but also a minus high voltage by the same circuit. Also, by combining a body-controlled type parallel charge pump, which is a booster circuit according to the present invention, with a serial-type charge pump, two types of high voltages can be efficiently generated and a reduction in chip areas can be achieved.Type: GrantFiled: September 26, 2003Date of Patent: May 8, 2007Assignee: Renesas Technology Corp.Inventors: Takanori Yamazoe, Takeo Kanai