Patents by Inventor Takao Oshita
Takao Oshita has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11757357Abstract: An on-die voltage regulator (VR) is provided that can deliver much higher conversion efficiency than the traditional solution (e.g., FIVR, LDO) during the standby mode of a system-on-chip (SOC), and it can save the power consumption significantly, during the connected standby mode. The VR operates as a switched capacitor VR under the low load current condition that is common during the standby mode of the SOC, while it automatically switches to the digital linear VR operation to handle a sudden high load current condition at the exit from the standby condition. A digital proportional-integral-derivative (PID) controller or a digital proportional-derivative-averaging (PDA) controller is used to achieve a very low power operation with stability and robustness. As such, the hybrid VR achieves much higher conversion efficiency than the linear voltage regulator (LVR) for low load current condition (e.g., lower than 500 mA).Type: GrantFiled: April 6, 2022Date of Patent: September 12, 2023Assignee: Intel CorporationInventors: Takao Oshita, Fabrice Paillet, Rinkle Jain, Jad Rizk, Danny Bronstein, Ahmad Arnaot
-
Publication number: 20220239222Abstract: An on-die voltage regulator (VR) is provided that can deliver much higher conversion efficiency than the traditional solution (e.g., FIVR, LDO) during the standby mode of a system-on-chip (SOC), and it can save the power consumption significantly, during the connected standby mode. The VR operates as a switched capacitor VR under the low load current condition that is common during the standby mode of the SOC, while it automatically switches to the digital linear VR operation to handle a sudden high load current condition at the exit from the standby condition. A digital proportional-integral-derivative (PID) controller or a digital proportional-derivative-averaging (PDA) controller is used to achieve a very low power operation with stability and robustness. As such, the hybrid VR achieves much higher conversion efficiency than the linear voltage regulator (LVR) for low load current condition (e.g., lower than 500 mA).Type: ApplicationFiled: April 6, 2022Publication date: July 28, 2022Inventors: Takao Oshita, Fabrice Paillet, Rinkle Jain, Jad Rizk, Danny Bronstein, Ahmad Arnaot
-
Patent number: 11323026Abstract: An on-die voltage regulator (VR) is provided that can deliver much higher conversion efficiency than the traditional solution (e.g., FIVR, LDO) during the standby mode of a system-on-chip (SOC), and it can save the power consumption significantly, during the connected standby mode. The VR operates as a switched capacitor VR under the low load current condition that is common during the standby mode of the SOC, while it automatically switches to the digital linear VR operation to handle a sudden high load current condition at the exit from the standby condition. A digital proportional-integral-derivative (PID) controller or a digital proportional-derivative-averaging (PDA) controller is used to achieve a very low power operation with stability and robustness. As such, the hybrid VR achieves much higher conversion efficiency than the linear voltage regulator (LVR) for low load current condition (e.g., lower than 500 mA).Type: GrantFiled: September 6, 2019Date of Patent: May 3, 2022Assignee: Intel CorporationInventors: Takao Oshita, Fabrice Paillet, Rinkle Jain, Jad Rizk, Danny Bronstein, Ahmad Arnaot
-
Publication number: 20210075316Abstract: An on-die voltage regulator (VR) is provided that can deliver much higher conversion efficiency than the traditional solution (e.g., FIVR, LDO) during the standby mode of a system-on-chip (SOC), and it can save the power consumption significantly, during the connected standby mode. The VR operates as a switched capacitor VR under the low load current condition that is common during the standby mode of the SOC, while it automatically switches to the digital linear VR operation to handle a sudden high load current condition at the exit from the standby condition. A digital proportional-integral-derivative (PID) controller or a digital proportional-derivative-averaging (PDA) controller is used to achieve a very low power operation with stability and robustness. As such, the hybrid VR achieves much higher conversion efficiency than the linear voltage regulator (LVR) for low load current condition (e.g., lower than 500 mA).Type: ApplicationFiled: September 6, 2019Publication date: March 11, 2021Applicant: Intel CorporationInventors: Takao Oshita, Fabrice Paillet, Rinkle Jain, Jad Rizk, Danny Bronstein, Ahmad Arnaot
-
Patent number: 10033402Abstract: Described is an analog to digital converter (ADC) which comprises: a sigma-delta modulator to receive an analog signal, the sigma-delta modulator operable to perform chopping to cancel common-mode noise; and one or more counters coupled to the sigma-delta modulator to generate a digital code representative of the analog signal.Type: GrantFiled: September 14, 2016Date of Patent: July 24, 2018Assignee: Intel CorporationInventors: Takao Oshita, George L. Geannopoulos, David E. Duarte, J. Keith Hodgson, James S. Ayers, Avner Kornfeld, Jonathan P. Douglas
-
Publication number: 20170005670Abstract: Described is an analog to digital converter (ADC) which comprises: a sigma-delta modulator to receive an analog signal, the sigma-delta modulator operable to perform chopping to cancel common-mode noise; and one or more counters coupled to the sigma-delta modulator to generate a digital code representative of the analog signal.Type: ApplicationFiled: September 14, 2016Publication date: January 5, 2017Inventors: Takao Oshita, George L. Geannopoulos, David E. Duarte, J. Keith Hodgson, James S. Ayers, Avner Kornfeld, Jonathan P. Douglas
-
Patent number: 9520895Abstract: Described is an analog to digital converter (ADC) which comprises: a sigma-delta modulator to receive an analog signal, the sigma-delta modulator operable to perform chopping to cancel common-mode noise; and one or more counters coupled to the sigma-delta modulator to generate a digital code representative of the analog signal.Type: GrantFiled: May 6, 2015Date of Patent: December 13, 2016Assignee: Intel CorporationInventors: Takao Oshita, George L. Geannopoulos, David E. Duarte, J Keith Hodgson, James S. Ayers, Avner Kornfeld, Jonathan P. Douglas
-
Publication number: 20160233879Abstract: Described is an analog to digital converter (ADC) which comprises: a sigma-delta modulator to receive an analog signal, the sigma-delta modulator operable to perform chopping to cancel common-mode noise; and one or more counters coupled to the sigma-delta modulator to generate a digital code representative of the analog signal.Type: ApplicationFiled: May 6, 2015Publication date: August 11, 2016Inventors: Takao Oshita, George L. Geannopoulos, David E. Duarte, J. Keith Hodgson, James S. Ayers, Avner Kornfeld, Jonathan P. Douglas
-
Patent number: 9065470Abstract: Described is an analog to digital converter (ADC) which comprises: a sigma-delta modulator to receive an analog signal, the sigma-delta modulator operable to perform chopping to cancel common-mode noise; and one or more counters coupled to the sigma-delta modulator to generate a digital code representative of the analog signal.Type: GrantFiled: December 19, 2012Date of Patent: June 23, 2015Assignee: Intel CorporationInventors: Takao Oshita, George L. Geannopoulos, David E. Duarte, J Keith Hodgson, James S. Ayers, Avner Kornfeld, Jonathan P. Douglas
-
Patent number: 8892269Abstract: A thermal sensor is placed in a low power state. When the sensor is triggered to wake from the low power state, it initiates a thermal sensor scan from the sensor value measured prior to the low power state. The thermal sensor initially adjusts the measured value with a fast count by a configurable adjustment of greater than 1, and after reaching an inflection point performs normal count by adjustments of 1.Type: GrantFiled: March 30, 2012Date of Patent: November 18, 2014Assignee: Intel CorporationInventors: Jeremy J. Shrall, Alvin Shing Chve Goh, Takao Oshita
-
Publication number: 20140167991Abstract: Described is an analog to digital converter (ADC) which comprises: a sigma-delta modulator to receive an analog signal, the sigma-delta modulator operable to perform chopping to cancel common-mode noise; and one or more counters coupled to the sigma-delta modulator to generate a digital code representative of the analog signal.Type: ApplicationFiled: December 19, 2012Publication date: June 19, 2014Inventors: Takao Oshita, George L. Geannopoulos, David E. Duarte, J. Keith Hodgson, James S. Ayers, Avner Kornfeld, Jonathan P. Douglas
-
Publication number: 20130261814Abstract: A thermal sensor is placed in a low power state. When the sensor is triggered to wake from the low power state, it initiates a thermal sensor scan from the sensor value measured prior to the low power state. The thermal sensor initially adjusts the measured value with a fast count by a configurable adjustment of greater than 1, and after reaching an inflection point performs normal count by adjustments of 1.Type: ApplicationFiled: March 30, 2012Publication date: October 3, 2013Inventors: JEREMY J. SHRALL, Alvin Shing Chve Goh, Takao Oshita