Patents by Inventor Takashi FURUHASHI
Takashi FURUHASHI has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10636807Abstract: A semiconductor memory device includes a stacked body, a semiconductor portion, a first insulating film, a charge storage layer, and a second insulating film. The stacked body has a plurality of electrode layers stacked in a spaced apart manner from each other. The semiconductor portion is provided in the stacked body and extends in a first direction where the plurality of electrode layers are stacked. The first insulating film is provided between the plurality of electrode layers and the semiconductor portion. The charge storage layer is provided between the plurality of electrode layers and the first insulating film and contains a compound including at least one of hafnium oxide or zirconium oxide and a first material having a valence lower than that of the at least one of the hafnium oxide or the zirconium oxide.Type: GrantFiled: March 2, 2018Date of Patent: April 28, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Hiroshi Itokawa, Takashi Furuhashi
-
Patent number: 10593542Abstract: According to an embodiment, a manufacturing method of a semiconductor device includes: carrying a substrate alternately stacked an electrode layer and an insulation layer into a chamber; increasing the temperature in the chamber to a predetermined temperature; and supplying hydrogen and material gas including metal simultaneously into the chamber, and supplying oxidizing gas the partial pressure ratio of which to the hydrogen is set so as to provide an atmosphere of reducing the electrode layer, by using an ALD method, and thereby forming, on a surface of the electrode layer and a surface of the insulation layer, a metal oxide layer obtained by oxidizing the metal.Type: GrantFiled: September 5, 2017Date of Patent: March 17, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takashi Furuhashi, Masayuki Tanaka, Shinji Mori, Kenichiro Toratani
-
Patent number: 10283646Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes first and second gate electrode layers, an inter-layer insulating layer, a channel layer, a tunneling insulating layer, first and second charge storage portions, and a blocking insulating layer. The channel layer is separated from the first and second gate electrode layers, and the inter-layer insulating layer. The tunneling insulating layer is provided between the first gate electrode layer and the channel layer. The first charge storage portion is provided between the first gate electrode layer and the tunneling insulating layer. The second charge storage portion is provided the second gate electrode layer and the tunneling insulating layer. The blocking insulating layer is provided between the inter-layer insulating layer and the tunneling insulating layer, between the first gate electrode layer and the first charge storage portion, between the inter-layer insulating layer and the first charge storage portion.Type: GrantFiled: March 9, 2017Date of Patent: May 7, 2019Assignee: Toshiba Memory CorporationInventors: Keiichi Sawa, Shinji Mori, Masayuki Tanaka, Kenichiro Toratani, Takashi Furuhashi
-
Publication number: 20190088675Abstract: A semiconductor memory device includes a stacked body, a semiconductor portion, a first insulating film, a charge storage layer, and a second insulating film. The stacked body has a plurality of electrode layers stacked in a spaced apart manner from each other. The semiconductor portion is provided in the stacked body and extends in a first direction where the plurality of electrode layers are stacked. The first insulating film is provided between the plurality of electrode layers and the semiconductor portion. The charge storage layer is provided between the plurality of electrode layers and the first insulating film and contains a compound including at least one of hafnium oxide or zirconium oxide and a first material having a valence lower than that of the at least one of the hafnium oxide or the zirconium oxide.Type: ApplicationFiled: March 2, 2018Publication date: March 21, 2019Applicant: TOSHIBA MEMORY CORPORATIONInventors: Hiroshi ITOKAWA, Takashi FURUHASHI
-
Publication number: 20180261445Abstract: According to an embodiment, a manufacturing method of a semiconductor device includes: carrying a substrate alternately stacked an electrode layer and an insulation layer into a chamber; increasing the temperature in the chamber to a predetermined temperature; and supplying hydrogen and material gas including metal simultaneously into the chamber, and supplying oxidizing gas the partial pressure ratio of which to the hydrogen is set so as to provide an atmosphere of reducing the electrode layer, by using an ALD method, and thereby forming, on a surface of the electrode layer and a surface of the insulation layer, a metal oxide layer obtained by oxidizing the metal.Type: ApplicationFiled: September 5, 2017Publication date: September 13, 2018Applicant: TOSHIBA MEMORY CORPORATIONInventors: Takashi FURUHASHI, Masayuki Tanaka, Shinji Mori, Kenichiro Toratani
-
Publication number: 20170263780Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes first and second gate electrode layers, an inter-layer insulating layer, a channel layer, a tunneling insulating layer, first and second charge storage portions, and a blocking insulating layer. The channel layer is separated from the first and second gate electrode layers, and the inter-layer insulating layer. The tunneling insulating layer is provided between the first gate electrode layer and the channel layer. The first charge storage portion is provided between the first gate electrode layer and the tunneling insulating layer. The second charge storage portion is provided the second gate electrode layer and the tunneling insulating layer. The blocking insulating layer is provided between the inter-layer insulating layer and the tunneling insulating layer, between the first gate electrode layer and the first charge storage portion, between the inter-layer insulating layer and the first charge storage portion.Type: ApplicationFiled: March 9, 2017Publication date: September 14, 2017Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Keiichi SAWA, Shinji MORI, Masayuki Tanaka, Kenichiro Tortani, Takashi Furuhashi
-
Publication number: 20170263627Abstract: A semiconductor memory device includes a semiconductor layer, a stacked body on the semiconductor layer, the stacked body including a first insulating layer and an electrode layer, a channel layer within and extending through the stacked body and electrically connected to the semiconductor layer, a second insulating layer between the channel layer and the electrode layer, a charge storage layer between the second insulating layer and the electrode layer, and a third insulating layer between the charge storage layer and the electrode layer. The third insulating layer includes an insulating film on a side of the charge storage layer and a first dielectric layer on a side of the electrode layer. The first dielectric layer includes a first material, a second material, and oxygen.Type: ApplicationFiled: September 1, 2016Publication date: September 14, 2017Inventors: Takashi FURUHASHI, Masayuki TANAKA, Shinji MORI
-
Patent number: 9627402Abstract: A semiconductor memory device according to an embodiment, includes a stacked body, a semiconductor member, a charge storage layer, a charge block layer and an electrode antioxidant layer. The stacked body includes a plurality of electrode layers stacked separated from each other and an inter-electrode insulating layer between the electrode layers. The semiconductor member extends in a stacking direction of the stacked body and penetrates the stacked body. The tunnel insulating layer is provided on a side surface of the semiconductor member. The charge storage layer is provided on a side surface of the tunnel insulating layer. The charge block layer is provided on a side surface of the charge storage layer and contains oxygen. The electrode antioxidant layer is provided between the charge block layer and the electrode layer and has a composition different from that of the electrode layer.Type: GrantFiled: June 25, 2015Date of Patent: April 18, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Takashi Furuhashi, Masayuki Tanaka, Kenichiro Toratani
-
Publication number: 20160233230Abstract: A semiconductor memory device according to an embodiment, includes a stacked body, a semiconductor member, a charge storage layer, a charge block layer and an electrode antioxidant layer. The stacked body includes a plurality of electrode layers stacked separated from each other and an inter-electrode insulating layer between the electrode layers. The semiconductor member extends in a stacking direction of the stacked body and penetrates the stacked body. The tunnel insulating layer is provided on a side surface of the semiconductor member. The charge storage layer is provided on a side surface of the tunnel insulating layer. The charge block layer is provided on a side surface of the charge storage layer and contains oxygen. The electrode antioxidant layer is provided between the charge block layer and the electrode layer and has a composition different from that of the electrode layer.Type: ApplicationFiled: June 25, 2015Publication date: August 11, 2016Inventors: Takashi FURUHASHI, Masayuki TANAKA, Kenichiro TORATANI
-
Publication number: 20160071948Abstract: According to a nonvolatile memory device including a semiconductor layer, a control electrode, a memory layer provided between the semiconductor layer and the control electrode, a first insulating film provided between the semiconductor layer and the memory layer, and a second insulating film provided between the control electrode and the memory layer. The second insulating film includes a metal oxide having a monoclinic structure.Type: ApplicationFiled: March 3, 2015Publication date: March 10, 2016Inventors: Kenichiro TORATANI, Masayuki TANAKA, Takashi FURUHASHI
-
Publication number: 20150263013Abstract: A non-volatile semiconductor memory device according to an embodiment includes a semiconductor substrate, a tunnel insulating film on the semiconductor substrate, a first electric charge storage layer on the tunnel insulating film, a first insulating layer on the first electric charge storage layer, a second electric charge storage layer on the first insulating layer and including a metal containing layer, a first metal diffusion suppressing layer on the second electric charge storage layer to suppress diffusion of metal contained in the second electric charge storage layer, a second insulating layer on the first metal diffusion suppressing layer, and a control electrode on the second insulating layer.Type: ApplicationFiled: February 9, 2015Publication date: September 17, 2015Inventors: Takashi FURUHASHI, Atsushi MURAKOSHI, Kenichiro TORATANI, Masayuki TANAKA, Yoshio OZAWA
-
Patent number: 8772153Abstract: In accordance with an embodiment, a semiconductor device includes a substrate, a line-and-space structure, a first film and a second film. The line-and-space structure includes line patterns arranged on the substrate parallel to one another at a predetermined distance. The first film is formed on side surfaces and bottom surfaces of the line patterns by an insulating film material. The second film is formed on the line-and-space structure across a space between the line patterns by a material showing low wettability to the first film. Space between the line patterns includes an air gap in which at least a bottom surface of the first film is totally exposed.Type: GrantFiled: March 16, 2012Date of Patent: July 8, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Takashi Furuhashi, Miyoko Shimada, Ichiro Mizushima, Shinichi Nakao
-
Publication number: 20130020706Abstract: In accordance with an embodiment, a semiconductor device includes a substrate, a line-and-space structure, a first film and a second film. The line-and-space structure includes line patterns arranged on the substrate parallel to one another at a predetermined distance. The first film is formed on side surfaces and bottom surfaces of the line patterns by an insulating film material. The second film is formed on the line-and-space structure across a space between the line patterns by a material showing low wettability to the first film. Space between the line patterns includes an air gap in which at least a bottom surface of the first film is totally exposed.Type: ApplicationFiled: March 16, 2012Publication date: January 24, 2013Inventors: Takashi FURUHASHI, Miyoko SHIMADA, Ichiro MIZUSHIMA, Shinichi NAKAO