Patents by Inventor Takashi Numagi
Takashi Numagi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11792917Abstract: An electronic module includes a first semiconductor device disposed on a first main surface of an insulating board of a printed wiring board, a first capacitor disposed on a second main surface of the insulating board at a position that overlaps with the first semiconductor device when viewed in a direction perpendicular to the first main surface, and a second capacitor disposed on the second main surface of the insulating board at a position that overlaps with the first semiconductor device when viewed in the direction perpendicular to the first main surface. A second electrode of the first capacitor is electrically connected to a ground pattern via a first ground via of the printed wiring board. A fourth electrode of the second capacitor is electrically connected to the ground pattern via a second ground via of the printed wiring board.Type: GrantFiled: March 14, 2022Date of Patent: October 17, 2023Assignee: CANON KABUSHIKI KAISHAInventors: Takuya Kondo, Takashi Numagi, Nobuaki Yamashita
-
Publication number: 20230283890Abstract: An electric circuit includes a first power-supply line, a second power-supply line, a ground line, a first circuit, a second circuit, an RC series circuit, a capacitor, and a noise filter. The first circuit is configured to be electrically connected to the first power-supply line via a first power-supply terminal and electrically connected to the ground line via a first ground terminal. The second circuit is configured to be electrically connected to the second power-supply line via a second power-supply terminal and electrically connected to the ground line via a second ground terminal. The RC series circuit is disposed between the first power-supply terminal and the first ground terminal. The capacitor is disposed between the second power-supply terminal and the second ground terminal. The noise filter is disposed between the first power-supply line and the second power-supply line.Type: ApplicationFiled: May 12, 2023Publication date: September 7, 2023Inventors: Nobuaki Yamashita, Takuya Kondo, Takashi Numagi
-
Patent number: 11689801Abstract: An electric circuit includes a first power-supply line, a second power-supply line, a ground line, a first circuit, a second circuit, an RC series circuit, a capacitor, and a noise filter. The first circuit is configured to be electrically connected to the first power-supply line via a first power-supply terminal and electrically connected to the ground line via a first ground terminal. The second circuit is configured to be electrically connected to the second power-supply line via a second power-supply terminal and electrically connected to the ground line via a second ground terminal. The RC series circuit is disposed between the first power-supply terminal and the first ground terminal. The capacitor is disposed between the second power-supply terminal and the second ground terminal. The noise filter is disposed between the first power-supply line and the second power-supply line.Type: GrantFiled: March 24, 2022Date of Patent: June 27, 2023Assignee: CANON KABUSHIKI KAISHAInventors: Nobuaki Yamashita, Takuya Kondo, Takashi Numagi
-
Publication number: 20230187369Abstract: An electronic module includes a wiring board having a first main surface and a second main surface on a back side of the first main surface, and a first semiconductor element and a second semiconductor element that are mounted on the wiring board. The first semiconductor element includes a first signal terminal and a second signal terminal. The second semiconductor element includes a third signal terminal and a fourth signal terminal. The wiring board includes a first signal line including a first signal trace disposed in a first conductor layer, a second signal line including a second signal trace disposed in a second conductor layer that is closer to the second main surface than the first conductor layer is, a first ground trace disposed in the first conductor layer, and a second ground trace disposed in the second conductor layer.Type: ApplicationFiled: November 29, 2022Publication date: June 15, 2023Inventors: Nobuaki Yamashita, Takashi Numagi, Kunihiko Uchida
-
Patent number: 11480910Abstract: A printed circuit board includes a printed wiring board, and a first element and a second element mounted on the printed wiring board. The printed wiring board includes a plurality of first signal lines and a plurality of second signal lines. The plurality of first signal lines each include a first main line, a first branch line, and a second branch line. The plurality of second signal lines each include a second main line, a third branch line, and a fourth branch line. The first branch line includes a first conductor pattern disposed in a first conductor layer. The second branch line includes a second conductor pattern disposed in the first conductor layer. The third branch line includes a third conductor pattern disposed in a second conductor layer. The fourth branch line includes a fourth conductor pattern disposed in the second conductor layer.Type: GrantFiled: June 5, 2020Date of Patent: October 25, 2022Assignee: Canon Kabushiki KaishaInventors: Takashi Numagi, Kunihiko Uchida
-
Publication number: 20220321781Abstract: An electric circuit includes a first power-supply line, a second power-supply line, a ground line, a first circuit, a second circuit, an RC series circuit, a capacitor, and a noise filter. The first circuit is configured to be electrically connected to the first power-supply line via a first power-supply terminal and electrically connected to the ground line via a first ground terminal. The second circuit is configured to be electrically connected to the second power-supply line via a second power-supply terminal and electrically connected to the ground line via a second ground terminal. The RC series circuit is disposed between the first power-supply terminal and the first ground terminal. The capacitor is disposed between the second power-supply terminal and the second ground terminal. The noise filter is disposed between the first power-supply line and the second power-supply line.Type: ApplicationFiled: March 24, 2022Publication date: October 6, 2022Inventors: Nobuaki Yamashita, Takuya Kondo, Takashi Numagi
-
Publication number: 20220304144Abstract: An electronic module includes a first semiconductor device disposed on a first main surface of an insulating board of a printed wiring board, a first capacitor disposed on a second main surface of the insulating board at a position that overlaps with the first semiconductor device when viewed in a direction perpendicular to the first main surface, and a second capacitor disposed on the second main surface of the insulating board at a position that overlaps with the first semiconductor device when viewed in the direction perpendicular to the first main surface. A second electrode of the first capacitor is electrically connected to a ground pattern via a first ground via of the printed wiring board. A fourth electrode of the second capacitor is electrically connected to the ground pattern via a second ground via of the printed wiring board.Type: ApplicationFiled: March 14, 2022Publication date: September 22, 2022Inventors: Takuya Kondo, Takashi Numagi, Nobuaki Yamashita
-
Publication number: 20200393787Abstract: A printed circuit board includes a printed wiring board, and a first element and a second element mounted on the printed wiring board. The printed wiring board includes a plurality of first signal lines and a plurality of second signal lines. The plurality of first signal lines each include a first main line, a first branch line, and a second branch line. The plurality of second signal lines each include a second main line, a third branch line, and a fourth branch line. The first branch line includes a first conductor pattern disposed in a first conductor layer. The second branch line includes a second conductor pattern disposed in the first conductor layer. The third branch line includes a third conductor pattern disposed in a second conductor layer. The fourth branch line includes a fourth conductor pattern disposed in the second conductor layer.Type: ApplicationFiled: June 5, 2020Publication date: December 17, 2020Inventors: Takashi Numagi, Kunihiko Uchida
-
Patent number: 10716211Abstract: A printed wiring board includes a plurality of first wirings and a plurality of second wirings. The plurality of first wirings each include a first via conductor disposed outside a first region, a second region, and a third region in a plan view, and a first conductor pattern extending from the first via conductor to the first region. The plurality of second wirings each include a second via conductor disposed outside the first region, the second region, and the third region, and a second conductor pattern extending from the second via conductor to the first region. A fourth region overlaps with a fifth region in the plan view, the fourth region being a region in which a plurality of first conductor patterns are disposed, the fifth region being a region in which a plurality of second conductor patterns are disposed.Type: GrantFiled: January 31, 2019Date of Patent: July 14, 2020Assignee: CANON KABUSHIKI KAISHAInventors: Takashi Numagi, Shoji Matsumoto, Hiroyuki Yamaguchi, Youhei Tazawa
-
Publication number: 20190246498Abstract: A printed wiring board includes a plurality of first wirings and a plurality of second wirings. The plurality of first wirings each include a first via conductor disposed outside a first region, a second region, and a third region in a plan view, and a first conductor pattern extending from the first via conductor to the first region. The plurality of second wirings each include a second via conductor disposed outside the first region, the second region, and the third region, and a second conductor pattern extending from the second via conductor to the first region. A fourth region overlaps with a fifth region in the plan view, the fourth region being a region in which a plurality of first conductor patterns are disposed, the fifth region being a region in which a plurality of second conductor patterns are disposed.Type: ApplicationFiled: January 31, 2019Publication date: August 8, 2019Inventors: Takashi Numagi, Shoji Matsumoto, Hiroyuki Yamaguchi, Youhei Tazawa
-
Patent number: 10306761Abstract: Provided is a printed wiring board including: a plurality of inner layers including a ground layer and a power supply layer; and a plurality of ground vias and a plurality of power supply vias each provided to penetrate at least the ground layer and the power supply layer in a thickness direction of the printed wiring board, a ground potential being applied to the plurality of ground vias at the ground layer, and a power supply potential being applied to the plurality of power supply vias at the power supply layer. In a top view from a direction perpendicular to the printed wiring board, a distance between vias to which the same potential is applied is shorter than a distance between vias to which different potentials are applied.Type: GrantFiled: November 29, 2017Date of Patent: May 28, 2019Assignee: CANON KABUSHIKI KAISHAInventors: Takashi Numagi, Youhei Tazawa, Shoji Matsumoto
-
Publication number: 20180168039Abstract: Provided is a printed wiring board including: a plurality of inner layers including a ground layer and a power supply layer; and a plurality of ground vias and a plurality of power supply vias each provided to penetrate at least the ground layer and the power supply layer in a thickness direction of the printed wiring board, a ground potential being applied to the plurality of ground vias at the ground layer, and a power supply potential being applied to the plurality of power supply vias at the power supply layer. In a top view from a direction perpendicular to the printed wiring board, a distance between vias to which the same potential is applied is shorter than a distance between vias to which different potentials are applied.Type: ApplicationFiled: November 29, 2017Publication date: June 14, 2018Inventors: Takashi Numagi, Youhei Tazawa, Shoji Matsumoto
-
Patent number: 9907155Abstract: A printed wiring board includes a first main wire having first inner layer wiring patterns which are wired on inner layers connected by first via conductors in series. In addition, a second main wire has second inner layer wiring patterns which are wired on the inner layers connected by second via conductors. The first inner layer wiring patterns and the second inner layer wiring patterns are wired so as to change the layer to the inner layer on the opposite side to each other. First and second branch wires are branched from the first and second via conductors, respectively.Type: GrantFiled: November 14, 2013Date of Patent: February 27, 2018Assignee: CANON KABUSHIKI KAISHAInventors: Takashi Numagi, Hikaru Nomura, Masanori Kikuchi, Hiroyuki Mizuno
-
Patent number: 9894751Abstract: First and second semiconductor devices and first and second bypass circuits are mounted on a printed wiring board. The first bypass circuit and the second bypass circuit are provided closer to the first semiconductor device and to the second semiconductor device, respectively. The first bypass circuit has one end connected to a power plane through a first power supply via and the other end connected to a ground plane through a first ground via. The second bypass circuit has one end connected to the power plane through a second power supply via and the other end connected to the ground plane through a second ground via. The ground plane has a slit between the connecting portions of the first and second ground vias to increase the impedance between the connecting portions of the first and the second ground vias. Thus, jitters caused by power supply noise can be reduced.Type: GrantFiled: November 18, 2015Date of Patent: February 13, 2018Assignee: Canon Kabushiki KaishaInventors: Yusuke Murai, Shoji Matsumoto, Takashi Numagi, Hiroyuki Yamaguchi, Nobuaki Yamashita
-
Publication number: 20160157336Abstract: First and second semiconductor devices and first and second bypass circuits are mounted on a printed wiring board. The first bypass circuit and the second bypass circuit are provided closer to the first semiconductor device and to the second semiconductor device, respectively. The first bypass circuit has one end connected to a power plane through a first power supply via and the other end connected to a ground plane through a first ground via. The second bypass circuit has one end connected to the power plane through a second power supply via and the other end connected to the ground plane through a second ground via. The ground plane has a slit between the connecting portions of the first and second ground vias to increase the impedance between the connecting portions of the first and the second ground vias. Thus, jitters caused by power supply noise can be reduced.Type: ApplicationFiled: November 18, 2015Publication date: June 2, 2016Inventors: Yusuke Murai, Shoji Matsumoto, Takashi Numagi, Hiroyuki Yamaguchi, Nobuaki Yamashita
-
Publication number: 20150319845Abstract: A main wire 111 has inner layer wiring patterns 161 to 165 which are wired on an inner layers 114 and 115 connected by via conductors 166 to 169 in series. In addition, a main wire 112 has inner layer wiring patterns 181 to 185 which are wired on the inner layers 114 and 115 connected by via conductors 186 to 189. The inner layer wiring patterns 161 to 165 and the inner layer wiring patterns 181 to 185 are wired so as to change the layer to the inner layer on the opposite side to each other. Branch wires 1211 to 1214 and 1221 to 1224 are branched from the via conductors 166 to 169 and 186 to 189, respectively. Thereby, the present invention provides an inexpensive printed wiring board which can reduce ringing without upsizing the printed wiring board.Type: ApplicationFiled: November 14, 2013Publication date: November 5, 2015Inventors: Takashi Numagi, Hikaru Nomura, Masanori Kikuchi, Hiroyuki Mizuno