Patents by Inventor Takashi Shibasaki

Takashi Shibasaki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 11931726
    Abstract: The invention provides a gold-supporting catalyst comprising gold nanoparticles and a carrier consisting of porous ceramic obtained by firing a mixture comprising an aluminum compound, a lime component, and a plastic clay containing 1% by mass or less of feldspars and quartz, wherein the gold nanoparticles are supported in an amount of 0.01 to 10 parts by mass on the carrier based on 100 parts by mass of the carrier.
    Type: Grant
    Filed: September 6, 2019
    Date of Patent: March 19, 2024
    Assignees: TOKYO METROPOLITAN UNIVERSITY, FUJI CHEMICAL INDUSTRIES, LTD.
    Inventors: Toru Murayama, Masatake Haruta, Takashi Takei, Qianqian Zhu, Yasunori Inoue, Fumio Uchida, Kenji Maeda, Hiroshi Matsuo, Yasuo Shibasaki
  • Patent number: 9362205
    Abstract: A compact circuit device wherein a semiconductor element that performs high current switching is embedded is provided. A lead (30) and lead (28) though which high current passes are disposed superimposed on the upper surface of a circuit board (12). Also, a plurality of ceramic substrates (22A-22F) are affixed to the circuit board (12), and transistors, diodes, or resistors are mounted to the upper surface of the ceramic substrates. Furthermore, the circuit elements such as the transistors or diodes are connected to the lead (28) or the other lead (30) via fine metal wires.
    Type: Grant
    Filed: September 15, 2011
    Date of Patent: June 7, 2016
    Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
    Inventors: Takashi Shibasaki, Hidefumi Saito, Takahisa Makino, Masanori Shimizu, Daisuke Sasaki
  • Patent number: 9363894
    Abstract: A compact circuit device wherein a semiconductor element that performs high current switching is embedded is provided. The hybrid integrated circuit device (10) is provided with: a circuit board (12); a plurality of ceramic substrates (22A-22G) disposed on the top surface of the circuit board (12); circuit elements such as transistors mounted on the top surface of the ceramic substrates (22A-22G); and a lead (29) or the like that is connected to the circuit elements and is exposed to the outside. Furthermore, in the present embodiment, leads (28, 30, 31A-31C) are disposed superimposed in the vicinity of the center of the circuit board (12), and a circuit element such as an IGBT is disposed and electrically connected approaching the region at which the leads are superimposed. The alternating current transformed by the IGBT is output externally via the leads (31A, etc.).
    Type: Grant
    Filed: September 15, 2011
    Date of Patent: June 7, 2016
    Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
    Inventors: Takashi Shibasaki, Hidefumi Saito, Takahisa Makino, Masanori Shimizu, Daisuke Sasaki
  • Patent number: 9271397
    Abstract: A circuit device having superior voltage resistance is provided. A structure is achieved that omits the resin layer that is normally provided to the top surface of a circuit board. Specifically, a ceramic substrate (22) is disposed on the top surface of a circuit board (12) comprising a metal, and a transistor (34) such as an IGBT is mounted to the top surface of the ceramic substrate (22). As a result, the transistor (34) and the circuit board (12) are insulated from each other by the ceramic substrate (22). The ceramic substrate (22), which comprises an inorganic material, has an extremely high voltage resistance compared to the conventionally used insulating layer comprising resin, and so even if a high voltage on the order of 1000V is applied to the transistor (34), short circuiting between the transistor (34) and the circuit board (12) is prevented.
    Type: Grant
    Filed: September 15, 2011
    Date of Patent: February 23, 2016
    Assignee: Semiconductor Components Industries, LLC
    Inventors: Takashi Shibasaki, Hidefumi Saito, Takahisa Makino, Masanori Shimizu, Daisuke Sasaki
  • Publication number: 20130286618
    Abstract: A compact circuit device wherein a semiconductor element that performs high current switching is embedded is provided. The hybrid integrated circuit device (10) is provided with: a circuit board (12); a plurality of ceramic substrates (22A-22G) disposed on the top surface of the circuit board (12); circuit elements such as transistors mounted on the top surface of the ceramic substrates (22A-22G); and a lead (29) or the like that is connected to the circuit elements and is exposed to the outside. Furthermore, in the present embodiment, leads (28, 30, 31A-31C) are disposed superimposed in the vicinity of the center of the circuit board (12), and a circuit element such as an IGBT is disposed and electrically connected approaching the region at which the leads are superimposed. The alternating current transformed by the IGBT is output externally via the leads (31A, etc.).
    Type: Application
    Filed: September 15, 2011
    Publication date: October 31, 2013
    Applicant: ON Semiconductor Trading, Ltd.
    Inventors: Takashi Shibasaki, Hidefumi Saito, Takahisa Makino, Masanori Shimizu, Daisuke Sasaki
  • Publication number: 20130286617
    Abstract: A compact circuit device wherein a semiconductor element that performs high current switching is embedded is provided. A lead (30) and lead (28) though which high current passes are disposed superimposed on the upper surface of a circuit board (12). Also, a plurality of ceramic substrates (22A-22F) are affixed to the circuit board (12), and transistors, diodes, or resistors are mounted to the upper surface of the ceramic substrates. Furthermore, the circuit elements such as the transistors or diodes are connected to the lead (28) or the other lead (30) via fine metal wires.
    Type: Application
    Filed: September 15, 2011
    Publication date: October 31, 2013
    Applicant: ON Semiconductor Trading, Ltd.
    Inventors: Takashi Shibasaki, Hidefumi Saito, Takahisa Makino, Masanori Shimizu, Daisuke Sasaki
  • Publication number: 20130286616
    Abstract: A circuit device having superior voltage resistance is provided. A structure is achieved that omits the resin layer that is normally provided to the top surface of a circuit board. Specifically, a ceramic substrate (22) is disposed on the top surface of a circuit board (12) comprising a metal, and a transistor (34) such as an IGBT is mounted to the top surface of the ceramic substrate (22). As a result, the transistor (34) and the circuit board (12) are insulated from each other by the ceramic substrate (22). The ceramic substrate (22), which comprises an inorganic material, has an extremely high voltage resistance compared to the conventionally used insulating layer comprising resin, and so even if a high voltage on the order of 1000V is applied to the transistor (34), short circuiting between the transistor (34) and the circuit board (12) is prevented.
    Type: Application
    Filed: September 15, 2011
    Publication date: October 31, 2013
    Applicant: ON Semiconductor Trading, Ltd.
    Inventors: Takashi Shibasaki, Hidefumi Saito, Takahisa Makino, Masanori Shimizu, Daisuke Sasaki
  • Patent number: 8373197
    Abstract: Provided is a circuit device having a configuration in which thermal interference between built-in elements is suppressed and being miniaturized in total size. A hybrid integrated circuit device of the present invention includes: a circuit substrate, a sealing resin and leads. The circuit substrate in its upper surface is incorporated with a hybrid integrated circuit formed of semiconductor elements and the like respectively fixed to heat spreaders. The sealing resin coats the circuit substrate and thus seals the hybrid integrated circuit. The leads each extend to the outside while being fixed to a pad formed of a conductive pattern. In this hybrid integrated circuit device, the semiconductor elements are mounted on the respective heat spreaders at positions offset from each other, and thereby are arranged to be spaced away from each other.
    Type: Grant
    Filed: September 28, 2009
    Date of Patent: February 12, 2013
    Assignees: SANYO Semiconductor Co., Ltd., Semiconductor Components Industries, LLC
    Inventors: Kiyoaki Kudo, Takashi Shibasaki, Tetsuya Yamamoto
  • Patent number: 8061130
    Abstract: An exhaust manifold A includes, in its collecting part structure, a plurality of branch pipes 2 to 5 that are connected with a flange head 1, a collecting part 6 that collects and contains exhaust-gas downstream side end portions 2a to 5a of the branch pipes 2 to 5, a partition plate 10 that is arranged in a state where its exhaust-gas downstream side end portion 10a projects in the interior of the collecting part 6, and a sensor attachment boss part 9 that is fixed by weld line X on a part of an outer circumferential portion of the collecting part 6 in a state where it faxes an insertion hole 6f formed in the collecting part 6.
    Type: Grant
    Filed: June 25, 2007
    Date of Patent: November 22, 2011
    Assignee: Calsonic Kansei Corporation
    Inventor: Takashi Shibasaki
  • Publication number: 20100078675
    Abstract: Provided is a circuit device having a configuration in which thermal interference between built-in elements is suppressed and being miniaturized in total size. A hybrid integrated circuit device of the present invention includes: a circuit substrate, a sealing resin and leads. The circuit substrate in its upper surface is incorporated with a hybrid integrated circuit formed of semiconductor elements and the like respectively fixed to heat spreaders. The sealing resin coats the circuit substrate and thus seals the hybrid integrated circuit. The leads each extend to the outside while being fixed to a pad formed of a conductive pattern. In this hybrid integrated circuit device, the semiconductor elements are mounted on the respective heat spreaders at positions offset from each other, and thereby are arranged to be spaced away from each other.
    Type: Application
    Filed: September 28, 2009
    Publication date: April 1, 2010
    Applicants: SANYO Electric Co., Ltd., SANYO Semiconductor Co., Ltd.
    Inventors: Kiyoaki KUDO, Takashi SHIBASAKI, Tetsuya YAMAMOTO
  • Publication number: 20090288405
    Abstract: An exhaust manifold A includes, in its collecting part structure, a plurality of branch pipes 2 to 5 that are connected with a flange head 1, a collecting part 6 that collects and contains exhaust-gas downstream side end portions 2a to 5a of the branch pipes 2 to 5, a partition plate 10 that is arranged in a state where its exhaust-gas downstream side end portion 10a projects in the interior of the collecting part 6, and a sensor attachment boss part 9 that is fixed by weld line X on a part of an outer circumferential portion of the collecting part 6 in a state where it faxes an insertion hole 6f formed in the collecting part 6.
    Type: Application
    Filed: June 25, 2007
    Publication date: November 26, 2009
    Inventor: Takashi Shibasaki