Patents by Inventor Takashi Yokokawa
Takashi Yokokawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130315351Abstract: The present technology relates to a reception device, a reception method, and a program therefor that enable improvement in reception performance when information on a frequency band in which no data is transmitted is known. The reception device receives a broadcast wave of an OFDM signal transmitted from a transmission device at a broadcast station that is not shown. A transmission parameter interpretation unit acquires band information indicating a “no signal” band contained in transmitted control information. An interference rejection filter unit performs filtering at least when a signal with a level higher than a predetermined level is detected on the basis of the band information from the transmission parameter interpretation unit. The disclosed technology can be applied to a reception device that receives OFDM signals, for example.Type: ApplicationFiled: March 1, 2012Publication date: November 28, 2013Applicant: SONY CORPORATIONInventors: Takashi Yokokawa, Yuken Goto, Hiroo Takahashi
-
Publication number: 20130311850Abstract: A data processing device and a data processing method capable of improving resistance to errors. Code bits of an LDPC code with a code length N of 16200 bits is written to, for example, eight storage units. When the code bits are stored in the storage units, a process of changing the storage start position of the code bits for each storage unit is performed as a sorting process of sorting the bits of the LDPC code such that a plurality of code bits corresponding to 1s in an arbitrary row of the parity check matrix of the LDPC code are not included in a single symbol which is read from the storage units. The present technology can be applied to, for example, the transmission of the LDPC code.Type: ApplicationFiled: February 1, 2012Publication date: November 21, 2013Applicant: Sony CorporationInventors: Yuji Shinohara, Makiko Yamamoto, Takashi Yokokawa
-
Patent number: 8578237Abstract: The present invention relates to a data processing apparatus and a data processing method which can improve the tolerance to errors of data. A demultiplexer replaces, in accordance with an allocation rule for allocating code bits of an LDPC code to symbol bits representative of symbols, mb bits from among the code bits and sets the code bits after the replacement as symbol bits of b symbols. According to the allocation rule, where groups into which the code bits and the symbol bits are to be grouped in response to an error probability thereof are set as code bit groups and symbol bit groups, respectively, a combination of any of the code bit groups and the symbol bit group of the symbol bits to which the code bits of the code bit group are to be allocated and bit numbers of the code bits and the symbols bits are prescribed.Type: GrantFiled: November 26, 2008Date of Patent: November 5, 2013Assignee: Sony CorporationInventors: Takashi Yokokawa, Makiko Yamamoto, Satoshi Okada, Lui Sakai, Ryoji Ikegaya
-
Publication number: 20130254617Abstract: The present invention relates to a data processing device and a data processing method capable of improving the resistance to error of data. An LDPC encoder 115 performs encoding using an LDPC code having a code length of 4320 bits and a coded rate of one of four types including ½, 7/12, ?, ¾. A parity check matrix H of the LDPC code is configured by arranging elements of 1's of an information matrix, which are determined based on a parity check matrix initial value table of the parity check matrix H representing positions of elements of 1's of the information matrix corresponding to an information length according to the code length and the coded rate for every 72 columns, in a column direction at a period of 72 columns. The parity check matrix initial value table, for example, is used for digital broadcasting for mobile terminals. The present invention can be applied in a case where LDPC encoding is performed.Type: ApplicationFiled: August 25, 2011Publication date: September 26, 2013Applicant: SONY CORPORATIONInventors: Yuji Shinohara, Atsushi Kikuchi, Makiko Yamamoto, Takashi Yokokawa
-
Publication number: 20130246883Abstract: A data processing device and a data processing method that can readily process control data having its PAPR improved. In a transmission device, a padder pads control data necessary for demodulation with zeros as dummy data, and a scrambler scrambles the padded control data (post-padding control data). A replacement unit replaces scrambled dummy data in the scrambled post-padding control data with the dummy data, and a BCH encoder and an LDPC encoder perform BCH encoding and LDPC encoding as error correction encoding on the replacement data obtained through the replacement. A shortening unit performs shortening by deleting the dummy data contained in the LDPC code and puncturing the parity bits of the LDPC code. The device can be applied in cases where control data is subjected to error correction encoding and is then transmitted, for example.Type: ApplicationFiled: November 14, 2011Publication date: September 19, 2013Applicant: SONY CORPORATIONInventors: Osamu Shinya, Takashi Yokokawa, Lachlan Bruce Michael
-
Patent number: 8537939Abstract: Disclosed herein is a reception apparatus including: a spectrum inversion detection section configured to detect the occurrence or absence of spectrum inversion in a received signal complying with the Digital Video Broadcasting-Terrestrial 2 standard known as DVB-T2, using a P1 signal constituting the received signal; a spectrum inversion section configured to perform a spectrum inversion process on the received signal if the occurrence of the spectrum inversion is detected at least by the spectrum inversion detection section; and a demodulation section configured to demodulate the received signal having undergone the spectrum inversion process if the occurrence of the spectrum inversion is detected by the spectrum inversion detection section, the demodulation section further demodulating the received signal yet to undergo the spectrum inversion process if the absence of the spectrum inversion is detected by the spectrum inversion detection section.Type: GrantFiled: December 13, 2010Date of Patent: September 17, 2013Assignee: Sony CorporationInventors: Hidetoshi Kawauchi, Takashi Yokokawa
-
Patent number: 8520754Abstract: Disclosed herein is a reception apparatus, including: a reception section adapted to receive an OFDM (Orthogonal Frequency Division Multiplexing) signal obtained by modulating a first frame configured so as to include packets of a common packet sequence configured from a packet common to a plurality of streams and a second frame configured so as to include packets of a data packet sequence configured from packets individually unique to the plural streams; an acquisition section adapted to acquire specification information for specifying a combination of a first frame and a second frame obtained by demodulating the received OFDM signal; and a detection section adapted to detect a combination of a packet of the common packet sequence which configures the first frame and a packet of the data packet sequence which configures the second frame, whose combination is specified based on the acquired specification information.Type: GrantFiled: December 2, 2010Date of Patent: August 27, 2013Assignee: Sony CorporationInventors: Takashi Yokokawa, Satoshi Okada, Tomoharu Honda
-
Patent number: 8516335Abstract: The present invention relates to a data processing apparatus and a data processing method which can improve the tolerance to errors of code bits of an LDPC code such as burst errors or erasure. Where one symbol is formed from two or more code bits of an LDPC (Low Density Parity Check) code, a column twist interleaver 24 carries out a re-arrangement process of re-arranging the code bits of the LDPC code such that a plurality of code bits corresponding to the value 1 included in one arbitrary row of a parity check matrix are not mapped to one symbol. The present invention can be applied, for example, to a transmission apparatus which transmits an LDPC code.Type: GrantFiled: November 26, 2008Date of Patent: August 20, 2013Assignee: Sony CorporationInventors: Takashi Yokokawa, Makiko Yamamoto
-
Patent number: 8503583Abstract: A receiver that receives an Orthogonal Frequency Division Multiplexing (OFDM) signal obtained by modulating a common packet sequence and data packet sequence. The common packet sequence is made up of packets common to a plurality of streams. The data packet sequence is made up of packets specific to one of the plurality of streams. The receiver sorts the common packet sequence, obtained by demodulating the received OFDM signal, in the time domain, and sorts the data packet sequence, obtained by demodulating the received OFDM signal, in the time domain. The receiver then switches the output for error correction from the one sorting over to the other sorting if, while the one sorting supplies its output to the error correction, the other sorting completes its input of a predetermined unit of information to be processed.Type: GrantFiled: November 24, 2010Date of Patent: August 6, 2013Assignee: Sony CorporationInventors: Takashi Yokokawa, Osamu Shinya, Hitoshi Sakai
-
Patent number: 8499214Abstract: The present invention relates to a data processing apparatus and a data processing method which can improve the tolerance to errors of data. A demultiplexer 25 replaces, in accordance with an allocation rule for allocating code bits of an LDPC code to symbol bits representative of symbols, mb bits from among the code bits and sets the code bits after the replacement as symbol bits of b symbols. For example, when m is 12 and b is 1, where the i+1th bits from the most significant bit of the 12×1 code bits and the 12×1 symbol bits of one symbol are represented as bits bi and yi, replacement for allocating, for example, b0 to y8, b1 to y0, b2 to y6, b3 to y1, b4 to y4, b5 to y5, b6 to y2, b7 to y3, b8 to y7, b9 to y10, b10 to y11 and b11 to y9 is carried out. The present invention can be applied, for example, to a transmission system for transmitting an LDPC code and so forth.Type: GrantFiled: November 26, 2008Date of Patent: July 30, 2013Assignee: Sony CorporationInventors: Takashi Yokokawa, Makiko Yamamoto, Satoshi Okada, Ryoji Ikegaya
-
Patent number: 8489956Abstract: The present invention relates to a data processing apparatus and a data processing apparatus which can improve the tolerance to an error of a code bit of an LDPC code such as burst errors or erasure. An LDPC encoding section 21 carries out LDPC encoding in accordance with a parity check matrix in which a parity matrix which is a portion corresponding to parity bits of an LDPC (Low Density Parity Check) code has a staircase structure, and outputs an LDPC code. A parity interleaver 23 carries out parity interleave of interleaving the parity bits of the LDPC code outputted from the LDPC encoding section 21 to the positions of other parity bits. The present invention can be applied, for example, to a transmission apparatus which transmits an LDPC code.Type: GrantFiled: November 26, 2008Date of Patent: July 16, 2013Assignee: Sony CorporationInventors: Takashi Yokokawa, Makiko Yamamoto
-
Patent number: 8489955Abstract: The present invention relates to a data processing apparatus, a data processing method and a program which can improve the tolerance of code bits of an LDPC code to errors. Where two or more bits of an LDPC (Low Density Parity Check) code are set as one symbol and are mapped to 214 or 216 signal points, a column twist interleaver 24 carries out, as a re-arrangement process for re-arranging code bits of an LDPC code such that a plurality of code bits corresponding to the value 1 included in one arbitrary row of a parity check matrix are not included in one symbol, column twist interleave of changing the writing starting position when code bits are written in a column direction of a memory for each column of the memory. The present invention can be applied, for example, to a transmission apparatus for transmitting an LDPC code.Type: GrantFiled: November 26, 2008Date of Patent: July 16, 2013Assignee: Sony CorporationInventors: Takashi Yokokawa, Makiko Yamamoto, Satoshi Okada, Lui Sakai, Ryoji Ikegaya
-
Patent number: 8488695Abstract: A receiving apparatus for receiving an orthogonal frequency division multiplexing (OFDM) signal including a frame having one frame length of a plurality of patterns. The apparatus comprises an acquiring section to acquire information regarding a preamble signal from an OFDM signal from a transmitting apparatus; a frame determining section to determine whether the one frame length is short in the frame based on the information regarding the acquired preamble signal; and a time interpolating section to obtain transmission path characteristics by comparing a pilot contained in the preamble signal with a known pilot corresponding to the pilot in a phase of transmission, when the frame determining section determines that the one frame length is short in the frame, and to interpolate a data portion in a time direction based on transmission path characteristics.Type: GrantFiled: December 2, 2010Date of Patent: July 16, 2013Assignee: Sony CorporationInventors: Takashi Yokokawa, Tadaaki Yuba, Hidetoshi Kawauchi, Hitoshi Sakai, Yuken Goto, Suguru Houchi
-
Patent number: 8464122Abstract: The present invention relates to a data processing apparatus and a data processing method which can improve the tolerance to errors of data. A demultiplexer 25 replaces, in accordance with an allocation rule for allocating code bits of an LDPC code to symbol bits representative of symbols, mb bits from among the code bits and sets the code bits after the replacement as symbol bits of b symbols. For example, when m is 12 and b is 1, where the i+1th bits from the most significant bit of the 12×1 code bits and the 12×1 symbol bits of one symbol are represented as bits bi and yi, replacement for allocating, for example, b0 to y8, b1 to y0, b2 to y6, b3 to y1, b4 to y4, b5 to y5, b6 to y2, b7 to y3, b8 to y7, b9 to y10, b10 to y11 and b11 to y9 is carried out. The present invention can be applied, for example, to a transmission system for transmitting an LDPC code and so forth.Type: GrantFiled: November 26, 2008Date of Patent: June 11, 2013Assignee: Sony CorporationInventors: Takashi Yokokawa, Makiko Yamamoto, Satoshi Okada, Ryoji Ikegaya
-
Patent number: 8451966Abstract: Disclosed herein is an information processor, including: a receiving section configured to receive an OFDM signal transmitted in accordance with an OFDM system; a FFT arithmetically operating section configured to carry out FFT for a signal within a predetermined interval of the OFDM signal; a delay profile estimating section configured to estimate delay profiles from the OFDM signal received by the receiving section; an inter-symbol interference amount estimating section configured to estimate inter-symbol interference amounts for a plurality of candidates for the predetermined interval, respectively, by using the delay profiles estimated by the delay profile estimating section; and a searching section configured to search for the candidate having the minimum inter-symbol interference amount estimated by the inter-symbol interference amount estimating section from among the plurality of candidates in the predetermined interval, and supply data on the candidate thus searched for as the predetermined intervalType: GrantFiled: September 28, 2009Date of Patent: May 28, 2013Assignee: Sony CorporationInventors: Hidetoshi Kawauchi, Toshiyuki Miyauchi, Takashi Yokokawa, Takuya Okamoto, Hiroyuki Kamata
-
Patent number: 8446854Abstract: Disclosed herein is a signal processing apparatus including a first detection block; a second detection block; a duration detection block; a duration information output block; and a demodulation block.Type: GrantFiled: August 6, 2010Date of Patent: May 21, 2013Assignee: Sony CorporationInventors: Kazuhiro Shimizu, Takashi Yokokawa, John Wilson, Samuel Atungsiri
-
Patent number: 8448049Abstract: Disclosed herein is a receiving apparatus including a reception device configured to receive a code sequence coded in LDPC (Low Density Parity Check) and punctured at least partially as a target to be decoded; and an LDPC decoding device configured to perform a punctured matrix transform process including a first and a second process on an original parity check matrix noted to have punctured bits or symbols and used in the LDPC coding. The LDPC decoding device further performs the first process to carry out Galois field addition operations on those rows of the original parity check matrix to set the non-zero elements to zero. The LDPC decoding device further performs the second process to delete the columns rid of the non-zero elements. The LDPC decoding device uses the matrix resulting from the process as the parity check matrix for performing an LDPC decoding process on the code sequence.Type: GrantFiled: May 20, 2010Date of Patent: May 21, 2013Assignee: Sony CorporationInventors: Lui Sakai, Takashi Yokokawa
-
Patent number: 8437426Abstract: Disclosed herein is a receiving apparatus including: first to third position determination sections configured to determine the start position of an FFT interval which serves as a signal interval targeted for FFT by an FFT section; a selection section configured to select one of those start positions of the FFT interval which are determined by the first through the third position determination section; and the FFT section configured to perform FFT on the OFDM time domain signal by regarding the start position selected by the selection section as the start position of the FFT interval in order to generate the first OFDM frequency domain signal.Type: GrantFiled: September 28, 2009Date of Patent: May 7, 2013Assignee: Sony CorporationInventors: Hidetoshi Kawauchi, Masayuki Hattori, Toshiyuki Miyauchi, Takashi Yokokawa, Kazuhiro Shimizu, Kazuhisa Funamoto
-
Patent number: 8423864Abstract: A receiving apparatus includes: a deinterleaving device configured to perform a deinterleaving process on an LDPC-coded data signal having undergone an interleaving process, the LDPC representing Low Density Parity Check, by use of a memory which has columns capable of storing as many as “a” data, the “a” being an integer of at least 1; and a control device configured such that if the data signal is supplied in units of N data, the N being an integer smaller than the “a,” the control device controls the deinterleaving device to write the data signal to a predetermined address of the memory while reading previously written data from the predetermined address in a write period, the control device further controlling the deinterleaving device to stop writing the data signal to the predetermined address of the memory while reading the previously written data from the predetermined address in a write inhibit period.Type: GrantFiled: March 18, 2010Date of Patent: April 16, 2013Assignee: Sony CorporationInventors: Takashi Yokokawa, Hitoshi Sakai
-
Patent number: RE44420Abstract: The present invention relates to a decoding apparatus and a decoding method for realizing the decoding of LDPC codes, in which, while the circuit scale is suppressed, the operating frequency can be suppressed within a sufficiently feasible range, and control of memory access can be performed easily, and to a program therefor. A check matrix of LDPC codes is formed by a combination of a (P×P) unit matrix, a matrix in which one to several 1s of the unit matrix are substituted with 0, a matrix in which they are cyclically shifted, a matrix, which is the sum of two or more of them, and a (P×P) 0-matrix. A check node calculator 313 simultaneously performs p check node calculations. A variable node calculator 319 simultaneously performs p variable node calculations.Type: GrantFiled: April 19, 2004Date of Patent: August 6, 2013Assignee: Sony CorporationInventors: Takashi Yokokawa, Toshiyuki Miyauchi, Yasuhiro Iida