Patents by Inventor Takashi Yokoshima
Takashi Yokoshima has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7714367Abstract: A semiconductor device of which manufacturing steps can be simplified by doping impurities at a time, and a manufacturing method thereof.Type: GrantFiled: March 30, 2007Date of Patent: May 11, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Saishi Fujikawa, Etsuko Asano, Tatsuya Arao, Takashi Yokoshima, Takuya Matsuo, Hidehito Kitakado
-
Patent number: 7560315Abstract: It is an object of the present invention to enhance a selection ratio in an etching process, and provide a method for manufacturing a semiconductor device that has favorable uniform characteristics with high yield. In a method for manufacturing a semiconductor device according to the present invention, a first layer is formed over a substrate, second layer is formed on the first layer, the first layer and the second layer are etched to form a first pattern, and the second layer in the first pattern is selectively etched with plasma of boron trichloride, chlorine, and oxygen using ECR (Electron Cyclotron Resonance) or ICP (Inductively Coupled Plasma) to form a second pattern.Type: GrantFiled: May 23, 2006Date of Patent: July 14, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shigeharu Monoe, Takashi Yokoshima, Shinya Sasagawa
-
Patent number: 7554128Abstract: A light-emitting device, which has a structure that improves an opening ratio and light extraction efficiency, can solve a problem of an etching residue occurred during forming the device itself, and reduce deterioration due to poor coverage and short-circuiting to improve greatly the reliability, and a method for manufacturing the light-emitting device. In the light-emitting device having a structure that improves light extraction efficiency, a material used for forming a first electrode is Ti/TiN/Al (or Al—Ti)/Ti (or TiN).Type: GrantFiled: June 28, 2005Date of Patent: June 30, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Satoru Okamoto, Shigeharu Monoe, Takashi Yokoshima
-
Patent number: 7485579Abstract: In performing an anisotropic etching process after a taper etching process of a gate conductive layer of a two-layer or three-layer laminated structure, a portion that is not etched is left at an edge of a second conductive film to shorten an LDD region. It is an object to make the LDD region longer by reducing or removing the left portion that is not etched. After a taper etching process of a gate conductive layer of a two-layer or three-layer laminated structure, an argon plasma treatment is performed. With this argon plasma treatment, a reactive organism in the taper etching process is removed, and it becomes possible to reduce or remove the left portion that is not etched in the anisotropic etching to be performed next.Type: GrantFiled: December 10, 2003Date of Patent: February 3, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shinya Sasagawa, Takashi Yokoshima, Shigeharu Monoe
-
Patent number: 7253044Abstract: With respect to the selective ratio in the etching process, it is an object to give design freedom in size of an LDD overlapped with a gate electrode, which is formed in a self-aligning manner, by performing an etching process under an etching condition that has a high selective ratio between a mask pattern and metal such as titanium in forming a first conductive layer pattern.Type: GrantFiled: September 22, 2006Date of Patent: August 7, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shigeharu Monoe, Takashi Yokoshima, Shinya Sasagawa
-
Publication number: 20070170513Abstract: A semiconductor device of which manufacturing steps can be simplified by doping impurities at a time, and a manufacturing method thereof.Type: ApplicationFiled: March 30, 2007Publication date: July 26, 2007Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Saishi Fujikawa, Etsuko Asano, Tatsuya Arao, Takashi Yokoshima, Takuya Matsuo, Hidehito Kitakado
-
Patent number: 7202149Abstract: A semiconductor device of which manufacturing steps can be simplified by doping impurities at a time, and a manufacturing method thereof.Type: GrantFiled: December 14, 2004Date of Patent: April 10, 2007Assignees: Semiconductor Energy Laboratory Co., Ltd., Sharp Kabushiki Kaisha Co., Ltd.Inventors: Saishi Fujikawa, Etsuko Asano, Tatsuya Arao, Takashi Yokoshima, Takuya Matsuo, Hidehito Kitakado
-
Patent number: 7172931Abstract: It is an object of the present invention to enhance a selection ratio in an etching process, and provide a method for manufacturing a semiconductor device that has favorable uniform characteristic with high yield. In a method for manufacturing a semiconductor device according to the present invention, a semiconductor layer is formed, a gate insulating film is formed on the semiconductor film, a first conductive layer is formed on the gate insulating film, a second conductive layer is formed on the first conductive layer, the first conductive layer and the second conductive layer are etched to form a first conductive-layer pattern, the second conductive layer in the first conductive-layer pattern is selectively etched with plasma of boron trichloride, chlorine, and oxygen to form a second conductive-layer pattern, and a first impurity region and a second impurity region are formed in the semiconductor layer.Type: GrantFiled: February 13, 2004Date of Patent: February 6, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shigeharu Monoe, Takashi Yokoshima, Shinya Sasagawa
-
Publication number: 20070015370Abstract: It is an object of the present invention to enhance a selection ratio in an etching process, and provide a method for manufacturing a semiconductor device that has favorable uniform characteristics with high yield. In a method for manufacturing a semiconductor device according to the present invention, a semiconductor layer is formed, a gate insulating film is formed on the semiconductor film, a first conductive layer is formed on the gate insulating film, a second conductive layer is formed on the first conductive layer, the first conductive: layer and the second conductive layer are etched to form a first conductive-layer pattern, the second conductive layer in the first conductive-layer pattern is selectively etched with plasma of boron trichloride, chlorine, and oxygen to form a second conductive-layer pattern, and a first impurity region and a second impurity region are formed in the semiconductor layer.Type: ApplicationFiled: May 23, 2006Publication date: January 18, 2007Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shigeharu Monoe, Takashi Yokoshima, Shinya Sasagawa
-
Publication number: 20070015321Abstract: With respect to the selective ratio in the etching process, it is an object to give design freedom in size of an LDD overlapped with a gate electrode, which is formed in a self-aligning manner, by performing an etching process under an etching condition that has a high selective ratio between a mask pattern and metal such as titanium in forming a first conductive layer pattern.Type: ApplicationFiled: September 22, 2006Publication date: January 18, 2007Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shigeharu Monoe, Takashi Yokoshima, Shinya Sasagawa
-
Patent number: 7163852Abstract: With respect to the selective ratio in the etching process, it is an object to give design freedom in size of an LDD overlapped with a gate electrode, which is formed in a self-aligning manner, by performing an etching process under an etching condition that has a high selective ratio between a mask pattern and metal such as titanium in forming a first conductive layer pattern.Type: GrantFiled: December 10, 2003Date of Patent: January 16, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shigeharu Monoe, Takashi Yokoshima, Shinya Sasagawa
-
Publication number: 20050247938Abstract: A light-emitting device, which has a structure that improves an opening ratio and light extraction efficiency, can solve a problem of an etching residue occurred during forming the device itself, and reduce deterioration due to poor coverage and short-circuiting to improve greatly the reliability, and a method for manufacturing the light-emitting device. In the light-emitting device having a structure that improves light extraction efficiency, a material used for forming a first electrode is Ti/TiN/Al (or Al—Ti)/Ti (or TiN).Type: ApplicationFiled: June 28, 2005Publication date: November 10, 2005Inventors: Satoru Okamoto, Shigeharu Monoe, Takashi Yokoshima
-
Patent number: 6958490Abstract: A light-emitting device, which has a structure that improves an opening ratio and light extraction efficiency, can solve a problem of an etching residue occurred during forming the device itself, and reduce deterioration due to poor coverage and short-circuiting to improve greatly the reliability, and a method for manufacturing the light-emitting device. In the light-emitting device having a structure that improves light extraction efficiency, a material used for forming a first electrode is Ti/TiN/Al (or Al—Ti)/Ti (or TiN).Type: GrantFiled: December 22, 2003Date of Patent: October 25, 2005Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Satoru Okamoto, Shigeharu Monoe, Takashi Yokoshima
-
Publication number: 20050181610Abstract: [Object] In performing an anisotropic etching process after a taper etching process of a gate conductive layer of a two-layer or three-layer laminated structure, a portion that is not etched is left at an edge of a second conductive film to shorten an LDD region. It is an object to make the LDD region longer by reducing or removing the left portion that is not etched. [Solving Means] After a taper etching process of a gate conductive layer of a two-layer or three-layer laminated structure, an argon plasma treatment is performed. With this argon plasma treatment, a reactive organism in the taper etching process is removed, and it becomes possible to reduce or remove the left portion that is not etched in the anisotropic etching to be performed next.Type: ApplicationFiled: December 10, 2003Publication date: August 18, 2005Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shinya Sasagawa, Takashi Yokoshima, Shigeharu Monoe
-
Publication number: 20050133862Abstract: A semiconductor device of which manufacturing steps can be simplified by doping impurities at a time, and a manufacturing method thereof.Type: ApplicationFiled: December 14, 2004Publication date: June 23, 2005Inventors: Saishi Fujikawa, Etsuko Asano, Tatsuya Arao, Takashi Yokoshima, Takuya Matsuo, Hidehito Kitakado
-
Publication number: 20040209409Abstract: With respect to the selective ratio in the etching process, it is an object to give design freedom in size of an LDD overlapped with a gate electrode, which is formed in a self-aligning manner, by performing an etching process under an etching condition that has a high selective ratio between a mask pattern and metal such as titanium in forming a first conductive layer pattern.Type: ApplicationFiled: December 10, 2003Publication date: October 21, 2004Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shigeharu Monoe, Takashi Yokoshima, Shinya Sasagawa
-
Publication number: 20040171242Abstract: It is an object of the present invention to enhance a selection ratio in an etching process, and provide a method for manufacturing a semiconductor device that has favorable uniform characteristics with high yield.Type: ApplicationFiled: February 13, 2004Publication date: September 2, 2004Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shigeharu Monoe, Takashi Yokoshima, Shinya Sasagawa
-
Publication number: 20040135151Abstract: A light-emitting device, which has a structure that improves an opening ratio and light extraction efficiency, can solve a problem of an etching residue occurred during forming the device itself, and reduce deterioration due to poor coverage and short-circuiting to improve greatly the reliability, and a method for manufacturing the light-emitting device. In the light-emitting device having a structure that improves light extraction efficiency, a material used for forming a first electrode is Ti/TiN/Al (or Al—Ti)/Ti (or TiN).Type: ApplicationFiled: December 22, 2003Publication date: July 15, 2004Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Satoru Okamoto, Shigeharu Monoe, Takashi Yokoshima