Patents by Inventor Takayuki Hiraoka
Takayuki Hiraoka has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11177808Abstract: A semiconductor device includes an I/O circuit configured to be supplied with a first voltage, a second voltage higher than the first voltage, and a third voltage higher than the second voltage, and to receive an input signal based on the first voltage. The I/O circuit includes an enabler circuit configured to be supplied with the second voltage, and to generate a first signal based on the second voltage, and a first level shifter circuit coupled to the enabler circuit, and configured to, based on the first signal, level-shift a signal based on the second voltage to a signal based on the third voltage.Type: GrantFiled: September 10, 2020Date of Patent: November 16, 2021Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventor: Takayuki Hiraoka
-
Publication number: 20210288646Abstract: According to one embodiment, a semiconductor device includes an I/O circuit. configured to be supplied with a first voltage, a second voltage higher than the first voltage, and a third voltage higher than the second voltage, and to receive an input signal based on the first voltage. The I/O circuit includes an enabler circuit configured to be supplied with the second voltage, and to generate a first signal based on the second voltage, and a first level shifter circuit coupled to the enabler circuit, and configured to, based on the first signal, level-shift a signal based on the second voltage to a signal based on the third voltage.Type: ApplicationFiled: September 10, 2020Publication date: September 16, 2021Inventor: Takayuki Hiraoka
-
Patent number: 10622976Abstract: A Schmitt trigger circuit includes a first circuit; a second circuit; a first switch; a third circuit; and a second switch. The first circuit output the output signal of a second or first logical level. The second circuit is coupled to a first potential node at a first end, and sends a current between the first end and a second end based on the output signal. The first switch electrically couples or uncouples the second end and a first node based on a selection signal. The third circuit is coupled to a second potential node at a third end, and sends a current exclusively with the second circuit between the third end and a fourth end based on the output signal. The second switch electrically couples or uncouples the fourth end and the first node based on the selection signal.Type: GrantFiled: June 17, 2019Date of Patent: April 14, 2020Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventor: Takayuki Hiraoka
-
Publication number: 20190305762Abstract: A Schmitt trigger circuit includes a first circuit; a second circuit; a first switch; a third circuit; and a second switch. The first circuit output the output signal of a second or first logical level. The second circuit is coupled to a first potential node at a first end, and sends a current between the first end and a second end based on the output signal. The first switch electrically couples or uncouples the second end and a first node based on a selection signal. The third circuit is coupled to a second potential node at a third end, and sends a current exclusively with the second circuit between the third end and a fourth end based on the output signal. The second switch electrically couples or uncouples the fourth end and the first node based on the selection signal.Type: ApplicationFiled: June 17, 2019Publication date: October 3, 2019Applicants: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventor: Takayuki HIRAOKA
-
Patent number: 10367482Abstract: A Schmitt trigger circuit includes a first circuit; a second circuit; a first switch; a third circuit; and a second switch. The first circuit output the output signal of a second or first logical level. The second circuit is coupled to a first potential node at a first end, and sends a current between the first end and a second end based on the output signal. The first switch electrically couples or uncouples the second end and a first node based on a selection signal. The third circuit is coupled to a second potential node at a third end, and sends a current exclusively with the second circuit between the third end and a fourth end based on the output signal. The second switch electrically couples or uncouples the fourth end and the first node based on the selection signal.Type: GrantFiled: March 9, 2018Date of Patent: July 30, 2019Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventor: Takayuki Hiraoka
-
Publication number: 20190074822Abstract: A Schmitt trigger circuit includes a first circuit; a second circuit; a first switch; a third circuit; and a second switch. The first circuit output the output signal of a second or first logical level. The second circuit is coupled to a first potential node at a first end, and sends a current between the first end and a second end based on the output signal. The first switch electrically couples or uncouples the second end and a first node based on a selection signal. The third circuit is coupled to a second potential node at a third end, and sends a current exclusively with the second circuit between the third end and a fourth end based on the output signal. The second switch electrically couples or uncouples the fourth end and the first node based on the selection signal.Type: ApplicationFiled: March 9, 2018Publication date: March 7, 2019Applicants: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventor: Takayuki HIRAOKA
-
Publication number: 20130335870Abstract: The electrostatic protection circuit includes a first resistor connected between the power supply terminal and the grounding terminal. The electrostatic protection circuit includes a first capacitor connected in series with the first resistor. The electrostatic protection circuit includes a first inverter to which a signal based on a signal at a point of connection between the first resistor and the first capacitor is input. The electrostatic protection circuit includes a protecting MOS transistor that has a source and a drain connected between the power supply terminal and the grounding terminal and is controlled by a signal based on a first signal output to a gate thereof. The electrostatic protection circuit includes a second capacitor connected to the signal based on the first signal at a first end thereof and to the power supply terminal and/or the grounding terminal at a second end thereof.Type: ApplicationFiled: February 25, 2013Publication date: December 19, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hidefumi KUSHIBE, Takayuki HIRAOKA
-
Publication number: 20120236448Abstract: According to one embodiment, a first electrostatic protection circuit is connected between a first power supply wire and a second power supply wire, a second electrostatic protection circuit is connected between the first power supply wire and a third power supply wire, a first transistor is connected between the second power supply wire and the third power supply wire, a gate control circuit controls a gate potential of the first transistor based on a detection result of a second voltage, a second transistor is connected between the third power supply wire and a gate of the first transistor, and an abnormal voltage detection circuit controls on and off of the second transistor based on a detection result of a third voltage.Type: ApplicationFiled: September 21, 2011Publication date: September 20, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Takayuki Hiraoka
-
Publication number: 20110312142Abstract: A silicon-germanium non-formation region not formed with a silicon germanium layer and a silicon-germanium formation region formed with a silicon germanium layer are provided in a silicon chip, an internal circuit and an input/output buffer are arranged in the silicon-germanium formation region, and a pad electrode and an electrostatic protection element are arranged in the silicon-germanium non-formation region.Type: ApplicationFiled: August 31, 2011Publication date: December 22, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takayuki Hiraoka, Toshikazu Fukuda
-
Publication number: 20110254096Abstract: A semiconductor device includes first and second MOSFETs corresponding to at least first power source voltage and second power source voltage lower than the first power source voltage, and non-silicide regions formed in drain portions of the first and second MOSFETs and having no silicide formed therein. The first MOSFET includes first diffusion layers formed in source/drain portions, a second diffusion layer formed below a gate portion and formed shallower than the first diffusion layer and a third diffusion layer formed with the same depth as the second diffusion layer in the non-silicide region, and the second MOSFET includes fourth diffusion layers formed in source/drain portions, a fifth diffusion layer formed below a gate portion and formed shallower than the fourth diffusion layer and a sixth diffusion layer formed shallower than the fourth diffusion layer and deeper than the fifth diffusion layer in the non-silicide region.Type: ApplicationFiled: June 23, 2011Publication date: October 20, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takayuki Hiraoka, Kuniaki Utsumi, Tsutomu Kojima, Kenji Honda
-
Patent number: 8030713Abstract: A silicon-germanium non-formation region not formed with a silicon germanium layer and a silicon-germanium formation region formed with a silicon germanium layer are provided in a silicon chip, an internal circuit and an input/output buffer are arranged in the silicon-germanium formation region, and a pad electrode and an electrostatic protection element are arranged in the silicon-germanium non-formation region.Type: GrantFiled: March 11, 2009Date of Patent: October 4, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Takayuki Hiraoka, Toshikazu Fukuda
-
Patent number: 7994584Abstract: A semiconductor device includes first and second MOSFETs corresponding to at least first power source voltage and second power source voltage lower than the first power source voltage, and non-silicide regions formed in drain portions of the first and second MOSFETs and having no silicide formed therein. The first MOSFET includes first diffusion layers formed in source/drain portions, a second diffusion layer formed below a gate portion and formed shallower than the first diffusion layer and a third diffusion layer formed with the same depth as the second diffusion layer in the non-silicide region, and the second MOSFET includes fourth diffusion layers formed in source/drain portions, a fifth diffusion layer formed below a gate portion and formed shallower than the fourth diffusion layer and a sixth diffusion layer formed shallower than the fourth diffusion layer and deeper than the fifth diffusion layer in the non-silicide region.Type: GrantFiled: November 25, 2008Date of Patent: August 9, 2011Assignee: Kabsuhiki Kaisha ToshibaInventors: Takayuki Hiraoka, Kuniaki Utsumi, Tsutomu Kojima, Kenji Honda
-
Publication number: 20110051299Abstract: A semiconductor integrated circuit includes: an internal circuit formed on a semiconductor chip, power being supplied thereto via a first power supply wire and a second power supply wire; input and output pads that exchange an input signal or an output signal with the internal circuit; input and output cells including first electrostatic protection elements that protect the internal circuit from electrostatic discharge between the input and output pads and the first or second power supply wire; and second power supply protection elements provided adjacent to the input and output cells and including diode strings connected between the first power supply wire and the second power supply wire.Type: ApplicationFiled: April 6, 2010Publication date: March 3, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Takayuki Hiraoka
-
Patent number: 7772671Abstract: A semiconductor device including a semiconductor substrate having on its surface a recess and at least one projection formed in the recess. The projection has a channel region and an element isolating insulating film is formed in the recess. A MIS type semiconductor element is formed on the semiconductor substrate and includes a gate electrode formed on the channel region of the projection via a gate insulating film. Source and drain regions are formed to pinch the channel region of the projection therebetween. A channel region of the MIS type semiconductor element is formed to reach the at least one projection located adjacent to the MIS type semiconductor element in its channel width direction via the recess. A top surface of the at least one projection is located higher than the top surface of the element isolating insulating film by 20 nm or more.Type: GrantFiled: February 8, 2008Date of Patent: August 10, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Kyoichi Suguro, Kiyotaka Miyano, Ichiro Mizushima, Yoshitaka Tsunashima, Takayuki Hiraoka, Yasushi Akasaka, Tsunetoshi Arikado
-
Publication number: 20090289310Abstract: A silicon-germanium non-formation region not formed with a silicon germanium layer and a silicon-germanium formation region formed with a silicon germanium layer are provided in a silicon chip, an internal circuit and an input/output buffer are arranged in the silicon-germanium formation region, and a pad electrode and an electrostatic protection element are arranged in the silicon-germanium non-formation region.Type: ApplicationFiled: March 11, 2009Publication date: November 26, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takayuki Hiraoka, Toshikazu Fukuda
-
Publication number: 20090159973Abstract: A semiconductor device includes first and second MOSFETs corresponding to at least first power source voltage and second power source voltage lower than the first power source voltage, and non-silicide regions formed in drain portions of the first and second MOSFETs and having no silicide formed therein. The first MOSFET includes first diffusion layers formed in source/drain portions, a second diffusion layer formed below a gate portion and formed shallower than the first diffusion layer and a third diffusion layer formed with the same depth as the second diffusion layer in the non-silicide region, and the second MOSFET includes fourth diffusion layers formed in source/drain portions, a fifth diffusion layer formed below a gate portion and formed shallower than the fourth diffusion layer and a sixth diffusion layer formed shallower than the fourth diffusion layer and deeper than the fifth diffusion layer in the non-silicide region.Type: ApplicationFiled: November 25, 2008Publication date: June 25, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takayuki Hiraoka, Kuniaki Utsumi, Tsutomu Kojima, Kenji Honda
-
Publication number: 20090026493Abstract: An electrostatic protection circuit includes a thyristor that discharges an excess charge generated between a first power supply terminal and a second power supply terminal having a lower voltage than the first power supply terminal, a trigger device that supplies a current turning on the thyristor, and an electrostatic discharge element placed between the first power supply terminal and the second power supply terminal in parallel with thyristor and having a higher current supply capability than the trigger device at the same inter-power-terminal voltage, the electrostatic element changing to an on state in a time shorter than a turn-on time of the thyristor connected to the trigger device and at a voltage lower than a turn-on voltage of the thyristor.Type: ApplicationFiled: October 1, 2008Publication date: January 29, 2009Applicant: Kabushiki Kaisha ToshibaInventor: Takayuki Hiraoka
-
Publication number: 20080224252Abstract: In using an epitaxial growth method to selectively grow on a silicon substrate an epitaxial layer on which an element is to be formed, the epitaxial layer is formed so as to extend upward above a thermal oxide film that is an element isolating insulating film, in order to prevent formation of facets. Subsequently, unwanted portions of the epitaxial layer are removed by means of CMP to complete an STI element isolating structure.Type: ApplicationFiled: February 8, 2008Publication date: September 18, 2008Inventors: Kyoichi Suguro, Kiyotaka Miyano, Ichiro Mizushima, Yoshitaka Tsunashima, Takayuki Hiraoka, Yasushi Akasaka, Tsunetoshi Arikado
-
Patent number: 7394631Abstract: An electrostatic protection circuit including: a first power supply terminal 110; a second power supply terminal 112; an input-output terminal 111 for an external connection; a P-type MOSFET for a buffer 108 for pulling up input and output to a high-level potential; an N-type MOSFET for the buffer 107 for pulling down the input and output to a low-level potential; a rectifying element 109 connected between the first and second power supply terminals; a detector 101 for comparing the potential of the input-output terminal 111 to the potential of the first power supply terminal 110 to detect whether or not an electrostatic surge is flowing in; and controllers 105 and 106, wherein the controllers 105 and 106 control a gate potential of the N-type MOSFET 107 for the buffer when the detector 101 detects inflow of the electrostatic surge and turn off the N-type MOSFET 107 for the buffer.Type: GrantFiled: August 29, 2006Date of Patent: July 1, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Kentaro Watanabe, Koichi Sato, Takayuki Hiraoka
-
Publication number: 20080137245Abstract: A semiconductor device is disclosed, which includes first, second and third power supply pads arranged in a peripheral area of a semiconductor chip, the second pad applied with a higher potential than the first pad, and the third pad applied with a higher potential than the second pad, first, second and third power supply wirings arranged in the peripheral area, the first wiring connected to the first pad, the second wiring connected to the second pad, and the third wiring connected to the third pad, a plurality of first electrostatic protection circuits arranged in the peripheral area and connected between the first and second wirings in correspondence to the first, second and third pads, and a plurality of second electrostatic protection circuits arranged in the peripheral area and connected between the second and third wirings in correspondence to the first, second and third pads.Type: ApplicationFiled: December 5, 2007Publication date: June 12, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Takayuki Hiraoka