Patents by Inventor Takeshi Shima

Takeshi Shima has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 5933033
    Abstract: A signal processing apparatus includes a switching unit for switching one input signal to be processed and outputting the switched signal. Signal processing units have the same structure, and each of the signal processing units comprises a plurality of signal processors for subjecting an input signal to be processed to predetermined signal processing. Each signal processor has an inherent signal processing error. A control unit controls a switching operation of the switching unit so that the switched signal output from the switching unit is input to an arbitrary combination of the signal processors. A synthesizing unit synthesizes outputs from the arbitrary combination of signal processors and produces one output signal in which the inherent signal processing error of each signal processor has been averaged.
    Type: Grant
    Filed: March 15, 1996
    Date of Patent: August 3, 1999
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Takeshi Shima
  • Patent number: 5857178
    Abstract: A neural network apparatus includes a neural network including at least two neuron layers each having a plurality of neurons and at least one synapse layer having a plurality of synapses each arranged between the neuron layers, each synapse storing a weight value between the neurons and multiplying the weight value with an output value from each of the neurons in the previous-stage neuron layer to output a product to the next-stage neuron layer, a section for causing an error signal between an output from the neural network and a desired output to back-propagate from an output-side neuron layer to an input-side neuron layer of the neural network, a learning control section for updating the weight value in the synapse on the basis of the error signal and the output value from the previous-stage neuron, and a selecting section for selecting a synapse whose weight value is to be updated by the learning control section when the learning control section is to update the weight values of a predetermined number of s
    Type: Grant
    Filed: June 11, 1997
    Date of Patent: January 5, 1999
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Tomohisa Kimura, Takeshi Shima
  • Patent number: 5623279
    Abstract: A capacitative load driving circuit is provided in a liquid crystal display device and has an input selection circuit having a wide and effective voltage range of an input signal. The driving circuit changes over through source or emitter followers formed by two types of conductivity, for detecting as to whether or not a potential of the input signal is in an input voltage range of a differential amplifier circuit constituting a voltage follower after selecting at least one input signal through any of source or emitter followers.
    Type: Grant
    Filed: September 12, 1994
    Date of Patent: April 22, 1997
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Tetsuro Itakura, Takeshi Shima
  • Patent number: 5481212
    Abstract: A sample-and-hold circuit device capable of realizing a high-precision and high-speed operation, in which the output signal is independent of the error signal caused by a MOS transistor. The circuit includes a first switch coupled between an input terminal and a first internal terminal, a second switch coupled between the first internal terminal and a second internal terminal, a capacitor coupled between the second internal terminal and a reference potential, a buffer for transferring a potential held in the capacitor to an output terminal, a control signal generator for controlling the first switch to turn off after the second switch is turned off, and then to again turn on the second switch so as to replace an error charge into the second switch.
    Type: Grant
    Filed: March 11, 1994
    Date of Patent: January 2, 1996
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Takeshi Shima
  • Patent number: 5459817
    Abstract: A neural network with a learning function which does not require the backward propagation of the signals for the learning, which is applicable for a case involving the feedback of the synapses or the loop formed by the synapses, and which enables the construction of a large scale neural network by using compact and inexpensive circuit elements. An evaluation value is calculated according to a difference between each output signal of the network and a corresponding teacher signal; a manner of updating the synapse weight factor of each synapse is determined according to an evaluation value change between a present value and a previous value of evaluation value on a basis of the simulated annealing; a randomly changing update control signal is generated according to a random number; and a synapse weight factor of each synapse is updated according to the generated update control signal and the determined manner of updating on a basis of the Monte-Carlo method.
    Type: Grant
    Filed: March 30, 1993
    Date of Patent: October 17, 1995
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Takeshi Shima
  • Patent number: 5446080
    Abstract: A liquid adhesive comprising a dispersion of the following component (b) in a solution of the following component (a) in an organic solvent:(a) a piperazinylethylaminocarbonyl-containing butadiene-acrylonitrile copolymer(b) a maleimide compound having at least two maleimide groups.An insulating pattern or insulating layer is formed by applying the liquid adhesive onto an electronic part by a dispensing or screen printing method, followed by thermally curing.
    Type: Grant
    Filed: October 27, 1994
    Date of Patent: August 29, 1995
    Assignee: Tomoegawa Paper Co., Ltd.
    Inventors: Takeshi Shima, Katsuji Nakaba, Masaharu Kobayashi, Yukinori Sakumoto
  • Patent number: 5376841
    Abstract: A sample-and-hold circuit device which includes a plurality of sample-and-hold circuits and a comparator/amplifier for comparing a reference potential with an output signal which is output from the plurality of sample-and-hold circuits so as to amplify a difference between these two signals. An output of the comparator/amplifier is fed back to respective control terminals of the different sample-and-hold circuits, each being provided as a level control signal. In another embodiment, a plurality of adding circuits are provided for adding the outputs of the plurality of sample-and-hold circuits and then comparing this value with an arbitrary reference potential, whereby a difference between the sum value and the arbitrary reference potential is amplified and fed back to the control terminals of the sample-and-hold circuits.
    Type: Grant
    Filed: October 29, 1993
    Date of Patent: December 27, 1994
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Tetsuro Itakura, Takeshi Shima
  • Patent number: 5343089
    Abstract: A sample-and-hold circuit includes a first switch element which is opened or closed in accordance with a first control signal so as to selectively connect an input signal terminal for receiving an input signal to an internal terminal, a non-linear element for connecting the internal terminal to an output terminal, a potential holding circuit connected between the output terminal and ground, and a second switch element or a current source circuit which is controlled by a second control signal so as to selectively connect the output terminal to ground.
    Type: Grant
    Filed: November 23, 1993
    Date of Patent: August 30, 1994
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Tetsuro Itakura, Takeshi Shima
  • Patent number: 5319738
    Abstract: This invention has an object to provide a practical neural network device. The first neural network device of this invention comprises an input circuit for performing predetermined processing of external input information and generating an input signal, an arithmetic processing circuit for performing an arithmetic operation of the input signal in accordance with a plurality of control parameters and generating an output signal, and a control circuit for controlling the control parameters of the arithmetic processing circuit so that the output signal is set to satisfy a predetermined relationship with the input signal, the control circuit including a first cumulative adder for performing cumulative summation of updating amounts of the control parameters for a plurality of proposition patterns supplied as the input signal during learning, and a second cumulative adder for adding currently used control parameter values to values obtained by the first cumulative adder to obtain new control parameter values.
    Type: Grant
    Filed: July 23, 1991
    Date of Patent: June 7, 1994
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Takeshi Shima, Yukio Kamatani
  • Patent number: 5289401
    Abstract: An analog storage device employs an electrically erasable programmable transistor as its memory cell. The memory cell transistor has a source and a drain which are disposed spaced apart from each other on a semiconductive substrate to define a channel region therebetween, an insulated floating gate electrode which at least overlaps the channel region, and an insulated control gate electrode disposed above the insulated floating gate electrode. Minority carriers are allowed to tunnel between the channel region and the insulated floating gate. The amount of carriers to be stored on the floating gate electrode is controlled such that it is in proportion to analog data to be stored therein. A variation in the internal field of the transistor which may occur when its floating gate electrode is being charged with minority carriers is monitored.
    Type: Grant
    Filed: June 19, 1991
    Date of Patent: February 22, 1994
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Takeshi Shima
  • Patent number: 5220641
    Abstract: A multi-layer perceptron circuit device using integrated configuration which is capable of incorporating self-learning function and which is easily extendable. The device includes: at least one synapse blocks containing: a plurality of synapses for performing weight calculation on input signals to obtain output signals, which are arranged in planar array defined by a first and a second directions; input signal lines for transmitting the input signals to the synapses, arranged along the first direction; and output signal lines for transmitting the output signal from the synapses, arranged along the second direction not identical to the first direction; at least one input neuron blocks containing a plurality of neurons to be connected with the input signal lines; and at least one output neuron blocks containing a plurality of neurons to be connected with the output signal lines.
    Type: Grant
    Filed: August 2, 1991
    Date of Patent: June 15, 1993
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Takeshi Shima, Yukio Kamatani
  • Patent number: 5162670
    Abstract: A sample-and-hold circuit includes a first switch element which is opened or closed in accordance with a first control signal so as to selectively connect an input signal terminal for receiving an input signal to an internal terminal, a non-linear element for connecting the internal terminal to an output terminal, a potential holding circuit connected between the output terminal and ground, and a second switch element or a current source circuit which is controlled by a second control signal so as to selectively connect the output terminal to ground.
    Type: Grant
    Filed: December 28, 1990
    Date of Patent: November 10, 1992
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Tetsuro Itakura, Takeshi Shima
  • Patent number: 5083285
    Abstract: A multi-layer perceptron circuit device using integrated configuration which is capable of incorporating self-learning function and which is easily extendable. The device includes: at least one synapse blocks containing: a plurality of synapses for performing weight calculation on input signals to obtain output signals, which are arranged in planar array defined by a first and a second directions; input signal lines for transmitting the input signals to the synapses, arranged along the first direction; and output signal lines for transmitting the output signal from the synapses, arranged along the second direction not identical to the first direction; at least one input neuron blocks containing a plurality of neurons to be connected with the input signal lines; and at least one output neuron blocks containing a plurality of neurons to be connected with the output signal lines.
    Type: Grant
    Filed: October 11, 1989
    Date of Patent: January 21, 1992
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Takeshi Shima, Yukio Kamatani
  • Patent number: 5045713
    Abstract: A multi-feedback circuit apparatus is provided which can prevent undesired oscillation or chaos phenomena that inevitably arise when the Hopfield model is realized by electronic circuits. The apparatus can also reduce the number of synapse nodes in the neural network model.
    Type: Grant
    Filed: February 7, 1990
    Date of Patent: September 3, 1991
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Takeshi Shima
  • Patent number: 5033615
    Abstract: Disclosed is wrapped glass cap article, comprising at least one glass cap and a pair of plastic films having located therein the at least one glass cap, at least one of the pair of plastic films being imparted on its inner surface with a weak adhesiveness so that the glass cap is tightly sealed due to the weak adhesiveness of the plastic film. The article gives rise to glass caps with less contamination when the plastic film is peeled off.
    Type: Grant
    Filed: February 15, 1989
    Date of Patent: July 23, 1991
    Assignee: Tomoegawa Paper Co., Ltd.
    Inventors: Takeshi Shima, Atsushi Koshimura, Yukinori Sakumoto, Fuminori Aikawa
  • Patent number: 5021693
    Abstract: Disclosed is an electronic circuit comprising commonly connecting the gate end of a first transistor having a floating gate and the source end and the drain end of a second transistor having a floating gate to a first control input terminal, and commonly connecting the source end and the drain end of the first transistor and the normal gate end of the second transistor to a second control input terminal. The electronic circuit can repeatedly set and maintain accumulation charge amounts of the respective floating gates of the first and the second transistor at predetermined values.
    Type: Grant
    Filed: March 28, 1990
    Date of Patent: June 4, 1991
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Takeshi Shima
  • Patent number: 4354124
    Abstract: A digital phase comparator circuit comprises a digital phase comparator having output terminals and a circuit connected to the output terminals of the phase comparator and arranged to remove undesired pulse output signals simultaneously appearing at the output terminals due to propagation delay times of logic gates incorporated in the phase comparator.
    Type: Grant
    Filed: June 10, 1980
    Date of Patent: October 12, 1982
    Assignee: Tokyo Shibaura Denki Kabushiki Kaisha
    Inventors: Takeshi Shima, Ken-ichi Torii
  • Patent number: 4271531
    Abstract: In a frequency synthesizer with phase-locked loop in which the output signal from a voltage controlled oscillator is frequency-divided by a variable frequency dividing circuit and the frequency-divided one, together with a reference frequency signal, is applied to a phase comparator and the output signal from the phase comparator is fed back to the voltage control oscillator, the variable frequency dividing circuit is comprised of a first variable frequency divider for frequency-dividing the frequency of the output signal from the voltage controlled oscillator into a 1/K frequency, a second variable frequency divider for frequency-dividing the frequency of the output signal from the first variable frequency divider into a 1/m frequency, and a rate multiplier which receives the output signal from the second variable frequency divider to produce Q pulses (Q is an integer between 0 to P-1 where P is an integer) when receiving P input pulses, and to change the frequency dividing ratio K of the first variable freq
    Type: Grant
    Filed: June 15, 1979
    Date of Patent: June 2, 1981
    Assignee: Tokyo Shibaura Denki Kabushiki Kaisha
    Inventors: Ken-Ichi Torii, Takeshi Shima