Patents by Inventor Takeshi Shimanuki
Takeshi Shimanuki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9557787Abstract: A reset controller is adopted which performs control for causing an external reset terminal to be shared for external output of a reset signal and input of a reset signal from outside, allowing a reset input from the external reset terminal in a state in which a power supply voltage is stable, and causing, when a reset factor due to turn-on of a power supply voltage or a reduction in the level of the power supply voltage is detected by a detection circuit, an input/output buffer to output a reset signal to the external reset terminal and masking the inflow of the reset signal from the input/output buffer to its input path, using a signal detected by the detection circuit. A mask period is assumed to be a period longer than a period from reset instructions to a reset release.Type: GrantFiled: December 19, 2014Date of Patent: January 31, 2017Assignee: Renesas Electronics CorporationInventors: Sei Baba, Takeshi Shimanuki, Eiji Kimura
-
Publication number: 20150106636Abstract: A reset controller is adopted which performs control for causing an external reset terminal to be shared for external output of a reset signal and input of a reset signal from outside, allowing a reset input from the external reset terminal in a state in which a power supply voltage is stable, and causing, when a reset factor due to turn-on of a power supply voltage or a reduction in the level of the power supply voltage is detected by a detection circuit, an input/output buffer to output a reset signal to the external reset terminal and masking the inflow of the reset signal from the input/output buffer to its input path, using a signal detected by the detection circuit. A mask period is assumed to be a period longer than a period from reset instructions to a reset release.Type: ApplicationFiled: December 19, 2014Publication date: April 16, 2015Inventors: Sei BABA, Takeshi SHIMANUKI, Eiji KIMURA
-
Patent number: 8924761Abstract: A reset controller is adopted which performs control for causing an external reset terminal to be shared for external output of a reset signal and input of a reset signal from outside, allowing a reset input from the external reset terminal in a state in which a power supply voltage is stable, and causing, when a reset factor due to turn-on of a power supply voltage or a reduction in the level of the power supply voltage is detected by a detection circuit, an input/output buffer to output a reset signal to the external reset terminal and masking the inflow of the reset signal from the input/output buffer to its input path, using a signal detected by the detection circuit. A mask period is assumed to be a period longer than a period from reset instructions to a reset release.Type: GrantFiled: April 15, 2011Date of Patent: December 30, 2014Assignee: Renesas Electronics CorporationInventors: Sei Baba, Takeshi Shimanuki, Eiji Kimura
-
Publication number: 20110258428Abstract: A reset controller is adopted which performs control for causing an external reset terminal to be shared for external output of a reset signal and input of a reset signal from outside, allowing a reset input from the external reset terminal in a state in which a power supply voltage is stable, and causing, when a reset factor due to turn-on of a power supply voltage or a reduction in the level of the power supply voltage is detected by a detection circuit, an input/output buffer to output a reset signal to the external reset terminal and masking the inflow of the reset signal from the input/output buffer to its input path, using a signal detected by the detection circuit. A mask period is assumed to be a period longer than a period from reset instructions to a reset release.Type: ApplicationFiled: April 15, 2011Publication date: October 20, 2011Inventors: Sei BABA, Takeshi Shimanuki, Eiji Kimura
-
Patent number: 7238850Abstract: A hemostasis tool is provided for stopping bleeding by absorbing blood from the wound and having blood diffusion and absorption abilities, which includes a lamination comprising a water-permeable inner material on a wound side, a water-impermeable outer material on a side departing from the wound side, a pulp-cotton laminated body between the inner and outer materials, a crust between the pulp-cotton laminated body and the water-impermeable outer material for diffusing the blood that has passed through the water-permeable inner material and the pulp-cotton laminated body, and a polymer for absorbing the blood diffused by the crust. Instead of the pulp-cotton laminated body, a synthesis fiber laminated body can be utilized in the hemostasis tool having a laminated structure.Type: GrantFiled: February 23, 2006Date of Patent: July 3, 2007Assignee: Kabushiki Kaisha MeditechInventor: Takeshi Shimanuki
-
Publication number: 20070100271Abstract: A hemostasis tool is provided for stopping bleeding by absorbing blood from the wound and having blood diffusion and absorption abilities, which includes a lamination comprising a water-permeable inner material on a wound side, a water-impermeable outer material on a side departing from the wound side, a pulp-cotton laminated body between the inner and outer materials, a crust between the pulp-cotton laminated body and the water-impermeable outer material for diffusing the blood that has passed through the water-permeable inner material and the pulp-cotton laminated body, and a polymer for absorbing the blood diffused by the crust. Instead of the pulp-cotton laminated body, a synthesis fiber laminated body can be utilized in the hemostasis tool having a laminated structure.Type: ApplicationFiled: February 23, 2006Publication date: May 3, 2007Inventor: Takeshi Shimanuki
-
Patent number: 7170114Abstract: A chip size is remarkably reduced by providing effective layout of the I/O buffers. Since a large capacity non-volatile memory is arranged, bonding pads are arranged at the area near each side of the rectangular shape semiconductor chip and the I/O buffers are arranged in the side of the internal circuit area of these bonding pads. In this semiconductor chip, the number of I/O buffers in the side of the longer sides is larger than that in the side of the shorter sides of the semiconductor chip. For example, the n I/O buffers are arranged respectively in the side of two longer sides, while (n?2) I/O buffers are arranged respectively in the side of two shorter sides. Accordingly, the I/O buffers can be arranged without unnecessary increase in the chip area.Type: GrantFiled: October 4, 2004Date of Patent: January 30, 2007Assignee: Renesas Technology Corp.Inventor: Takeshi Shimanuki
-
Patent number: 7109779Abstract: A semiconductor integrated circuit includes a first circuit and a second circuit having a breakdown voltage higher than that of the first circuit. Operation voltages of the first and second circuits can be made equal to or different from each other. The second circuit has a level shift circuit for shifting the level of an output signal of the first circuit in accordance with an operation voltage of the second circuit, an external output buffer having an input that can receive, selectively, an output signal of the level shift circuit or an input signal that bypasses the level shift circuit. When the first and second circuits operate with a low voltage, bypass is selected. In high-voltage operation and burn-in, the level shift circuit is selected.Type: GrantFiled: June 16, 2005Date of Patent: September 19, 2006Assignees: Renesas Technology Corp., Northern Japan Semiconductor Technologies, Inc.Inventors: Shigemitsu Tahara, Daisuke Katagiri, Takeshi Shimanuki, Masashi Oshiba
-
Publication number: 20050231262Abstract: A semiconductor integrated circuit includes a first circuit and a second circuit having a breakdown voltage higher than that of the first circuit. Operation voltages of the first and second circuits can be made equal to or different from each other. The second circuit has a level shift circuit for shifting the level of an output signal of the first circuit in accordance with an operation voltage of the second circuit, an external output buffer having an input that can receive, selectively, an output signal of the level shift circuit or an input signal that bypasses the level shift circuit. When the first and second circuits operate with a low voltage, bypass is selected. In high-voltage operation and burn-in, the level shift circuit is selected.Type: ApplicationFiled: June 16, 2005Publication date: October 20, 2005Inventors: Shigemitsu Tahara, Daisuke Katagiri, Takeshi Shimanuki, Masashi Oshiba
-
Publication number: 20050078540Abstract: A chip size is remarkably reduced by providing effective layout of the I/O buffers. Since a large capacity non-volatile memory is arranged, bonding pads are arranged at the area near each side of the rectangular shape semiconductor chip and the I/O buffers are arranged in the side of the internal circuit area of these bonding pads. In this semiconductor chip, the number of I/O buffers in the side of the longer sides is larger than that in the side of the shorter sides of the semiconductor chip. For example, the n I/O buffers are arranged respectively in the side of two longer sides, while (n?2) I/O buffers are arranged respectively in the side of two shorter sides. Accordingly, the I/O buffers can be arranged without unnecessary increase in the chip area.Type: ApplicationFiled: October 4, 2004Publication date: April 14, 2005Inventor: Takeshi Shimanuki
-
Publication number: 20040222837Abstract: A semiconductor integrated circuit includes a first circuit and a second circuit having a breakdown voltage higher than that of the first circuit. Operation voltages of the first and second circuits can be made equal to or different from each other. The second circuit has a level shift circuit for shifting the level of an output signal of the first circuit in accordance with an operation voltage of the second circuit, an external output buffer having an input that can receive, selectively, an output signal of the level shift circuit or an input signal that bypasses the level shift circuit. When the first and second circuits operate with a low voltage, bypass is selected. In high-voltage operation and burn-in, the level shift circuit is selected.Type: ApplicationFiled: June 14, 2004Publication date: November 11, 2004Applicants: Renesas Technology Corp., Northern Japan Semiconductor Technologies, Inc.Inventors: Shigemitsu Tahara, Daisuke Katagiri, Takeshi Shimanuki, Masashi Oshiba
-
Patent number: 6777997Abstract: The present invention realizes higher-speed external output operation synchronized with a clock signal from the viewpoint of prevention of output operation delay due to a level shift circuit and maintenance of a high breakdown voltage of an output buffer. A semiconductor integrated circuit includes a first circuit and a second circuit having a breakdown voltage higher than a breakdown voltage of the first circuit, and operation voltages of the first and second circuits can be made equal to each other or different from each other.Type: GrantFiled: December 4, 2002Date of Patent: August 17, 2004Assignees: Renesas Technology Corp., Northern Japan Semiconductor Technologies, Inc.Inventors: Shigemitsu Tahara, Daisuke Katagiri, Takeshi Shimanuki, Masashi Oshiba
-
Publication number: 20030137340Abstract: The present invention realizes higher-speed external output operation synchronized with a clock signal from the viewpoint of prevention of output operation delay due to a level shift circuit and maintenance of a high breakdown voltage of an output buffer. A semiconductor integrated circuit includes a first circuit and a second circuit having a breakdown voltage higher than a breakdown voltage of the first circuit, and operation voltages of the first and second circuits can be made equal to each other or different from each other.Type: ApplicationFiled: December 4, 2002Publication date: July 24, 2003Applicant: Hitachi, Ltd.Inventors: Shigemitsu Tahara, Daisuke Katagiri, Takeshi Shimanuki, Masashi Oshiba
-
Publication number: 20030137337Abstract: The present invention realizes higher-speed external output operation synchronized with a clock signal from the viewpoint of prevention of output operation delay due to a level shift circuit and maintenance of a high breakdown voltage of an output buffer. A semiconductor integrated circuit includes a first circuit and a second circuit having a breakdown voltage higher than a breakdown voltage of the first circuit, and operation voltages of the first and second circuits can be made equal to each other or different from each other.Type: ApplicationFiled: January 28, 2003Publication date: July 24, 2003Applicant: Hitachi, Ltd.Inventors: Shigemitsu Tahara, Daisuke Katagiri, Takeshi Shimanuki, Masashi Oshiba
-
Patent number: 5259000Abstract: In a MODEM having modulation and demodulation circuits and a circuit for controlling the modulation and demodulation, a modulator-demodulator apparatus includes a register for accepting a macro-instruction from an external source; a circuit for interpreting and executing the macro-instruction; and a circuit for outputting a response to the macro-instruction, whereby the MODEM is controlled in response to the macro-instruction accepted from the outside source. The modulator-demodulator apparatus is suitably integrated over a single semiconductor substrate.Type: GrantFiled: September 23, 1988Date of Patent: November 2, 1993Assignee: Hitachi, Ltd.Inventors: Yasuyuki Kojima, Yasushi Yokosuka, Takeshi Shimanuki, Kazuhiko Takaoka, Yukihito Ishihara