Patents by Inventor Takeshi Sonehara
Takeshi Sonehara has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240030040Abstract: According to an embodiment, a nonvolatile semiconductor memory device comprises a plurality of conductive layers that are stacked in plurality in a first direction via an inter-layer insulating layer, that extend in a second direction which intersects the first direction, and that are disposed in plurality in a third direction which intersects the first direction and the second direction. In addition, the same nonvolatile semiconductor memory device comprises: a semiconductor layer that has the first direction as a longitudinal direction; a tunnel insulating layer that contacts a side surface of the semiconductor layer; a charge accumulation layer that contacts a side surface of the tunnel insulating layer; and a block insulating layer that contacts a side surface of the charge accumulation layer. Furthermore, in the same nonvolatile semiconductor memory device, an end in the third direction of the plurality of conductive layers is rounded.Type: ApplicationFiled: October 3, 2023Publication date: January 25, 2024Applicant: Kioxia CorporationInventors: Takeshi SONEHARA, Takahiro HIRAI, Masaaki HIGUCHI, Takashi SHIMIZU
-
Publication number: 20210202263Abstract: According to an embodiment, a nonvolatile semiconductor memory device comprises a plurality of conductive layers that are stacked in plurality in a first direction via an inter-layer insulating layer, that extend in a second direction which intersects the first direction, and that are disposed in plurality in a third direction which intersects the first direction and the second direction. In addition, the same nonvolatile semiconductor memory device comprises: a semiconductor layer that has the first direction as a longitudinal direction; a tunnel insulating layer that contacts a side surface of the semiconductor layer; a charge accumulation layer that contacts a side surface of the tunnel insulating layer; and a block insulating layer that contacts a side surface of the charge accumulation layer. Furthermore, in the same nonvolatile semiconductor memory device, an end in the third direction of the plurality of conductive layers is rounded.Type: ApplicationFiled: February 24, 2021Publication date: July 1, 2021Applicant: Toshiba Memory CorporationInventors: Takeshi SONEHARA, Takahiro HIRAI, Masaaki HIGUCHI, Takashi SHIMIZU
-
Patent number: 10957556Abstract: According to an embodiment, a nonvolatile semiconductor memory device comprises a plurality of conductive layers that are stacked in plurality in a first direction via an inter-layer insulating layer, that extend in a second direction which intersects the first direction, and that are disposed in plurality in a third direction which intersects the first direction and the second direction. In addition, the same nonvolatile semiconductor memory device comprises: a semiconductor layer that has the first direction as a longitudinal direction; a tunnel insulating layer that contacts a side surface of the semiconductor layer; a charge accumulation layer that contacts a side surface of the tunnel insulating layer; and a block insulating layer that contacts a side surface of the charge accumulation layer. Furthermore, in the same nonvolatile semiconductor memory device, an end in the third direction of the plurality of conductive layers is rounded.Type: GrantFiled: March 5, 2020Date of Patent: March 23, 2021Assignee: Toshiba Memory CorporationInventors: Takeshi Sonehara, Takahiro Hirai, Masaaki Higuchi, Takashi Shimizu
-
Publication number: 20200203180Abstract: According to an embodiment, a nonvolatile semiconductor memory device comprises a plurality of conductive layers that are stacked in plurality in a first direction via an inter-layer insulating layer, that extend in a second direction which intersects the first direction, and that are disposed in plurality in a third direction which intersects the first direction and the second direction. In addition, the same nonvolatile semiconductor memory device comprises: a semiconductor layer that has the first direction as a longitudinal direction; a tunnel insulating layer that contacts a side surface of the semiconductor layer; a charge accumulation layer that contacts a side surface of the tunnel insulating layer; and a block insulating layer that contacts a side surface of the charge accumulation layer. Furthermore, in the same nonvolatile semiconductor memory device, an end in the third direction of the plurality of conductive layers is rounded.Type: ApplicationFiled: March 5, 2020Publication date: June 25, 2020Applicant: Toshiba Memory CorporationInventors: Takeshi SONEHARA, Takahiro HIRAI, Masaaki HIGUCHI, Takashi SHIMIZU
-
Patent number: 10615049Abstract: According to an embodiment, a nonvolatile semiconductor memory device comprises a plurality of conductive layers that are stacked in plurality in a first direction via an inter-layer insulating layer, that extend in a second direction which intersects the first direction, and that are disposed in plurality in a third direction which intersects the first direction and the second direction. In addition, the same nonvolatile semiconductor memory device comprises: a semiconductor layer that has the first direction as a longitudinal direction; a tunnel insulating layer that contacts a side surface of the semiconductor layer; a charge accumulation layer that contacts a side surface of the tunnel insulating layer; and a block insulating layer that contacts a side surface of the charge accumulation layer. Furthermore, in the same nonvolatile semiconductor memory device, an end in the third direction of the plurality of conductive layers is rounded.Type: GrantFiled: December 28, 2018Date of Patent: April 7, 2020Assignee: Toshiba Memory CorporationInventors: Takeshi Sonehara, Takahiro Hirai, Masaaki Higuchi, Takashi Shimizu
-
Patent number: 10559586Abstract: A semiconductor memory device includes a semiconductor layer having a termination region surrounding a device region, the termination region including a first stacked body having a first, insulating, layer located on a surface of the substrate, a second, conductive, layer located over the first layer, and a third, insulating, layer located over the second layer, an opening extending through the first stacked body, a fourth, insulating, layer located in the opening in the first stacked body and over the surface of the semiconductor substrate in the opening, a fifth, insulating, layer, located over the fourth layer, and a wall surrounding the device region, the wall extending inwardly of the opening and contacting one of the surface of the semiconductor substrate or a nitride material on the surface of the substrate, wherein the composition of the third and fifth layers is different from that of the first and third layers.Type: GrantFiled: March 1, 2018Date of Patent: February 11, 2020Assignee: Toshiba Memory CorporationInventors: Taichi Iwasaki, Takeshi Sonehara, Hiroyuki Nitta
-
Patent number: 10490640Abstract: According to one embodiment, a semiconductor memory device includes a plurality of electrodes, extending in a first direction and a second direction orthogonal to the first direction are stacked one over the other, and include opposed sides extending in the second direction, a plurality of protrusion portions extending from the first side of the electrodes and spaced from one another in the second direction, and an extraction portion extending from the second side of the electrode. First and second contact plugs extend in a third direction orthogonal to the first and second directions, one of each contacting one of the extraction portions, wherein the extraction portion extending from the uppermost of the electrodes is located closer to the center of the second side in the second direction, than the location of the extraction portion extending from the lowermost of the electrodes.Type: GrantFiled: December 6, 2018Date of Patent: November 26, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takeshi Sonehara, Erika Kodama, Nobutaka Nakamura, Tsuneo Inaba, Koichi Nakayama
-
Patent number: 10438970Abstract: According to an embodiment, a semiconductor memory device comprises control gate electrodes and a semiconductor layer. The control gate electrodes are stacked above a substrate. The semiconductor layer has as its longitudinal direction a direction perpendicular to the substrate. The semiconductor memory device further comprises first and second control gate electrodes and third and fourth control gate electrodes stacked sequentially above the substrate and first through fourth via contacts connected to these first through fourth control gate electrodes. The third and fourth control gate electrodes face the first and second control gate electrodes. Positions of the first and second via contacts are far from each other. Positions of the third and fourth via contacts are close to each other.Type: GrantFiled: May 16, 2018Date of Patent: October 8, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takeshi Sonehara, Masaru Kito
-
Patent number: 10312251Abstract: A semiconductor memory device according to an embodiment includes a stacked body in which an electrode film and an insulating film are alternately stacked along a first direction, a semiconductor member extending in the first direction and piercing the stacked body, and a charge storage member provided between the semiconductor member and the electrode film. The electrode film includes a first portion. The first portion is composed of a metal silicide. The first portion surrounds the semiconductor member as viewed from the first direction.Type: GrantFiled: March 17, 2017Date of Patent: June 4, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventor: Takeshi Sonehara
-
Publication number: 20190139782Abstract: According to an embodiment, a nonvolatile semiconductor memory device comprises a plurality of conductive layers that are stacked in plurality in a first direction via an inter-layer insulating layer, that extend in a second direction which intersects the first direction, and that are disposed in plurality in a third direction which intersects the first direction and the second direction. In addition, the same nonvolatile semiconductor memory device comprises: a semiconductor layer that has the first direction as a longitudinal direction; a tunnel insulating layer that contacts a side surface of the semiconductor layer; a charge accumulation layer that contacts a side surface of the tunnel insulating layer; and a block insulating layer that contacts a side surface of the charge accumulation layer. Furthermore, in the same nonvolatile semiconductor memory device, an end in the third direction of the plurality of conductive layers is rounded.Type: ApplicationFiled: December 28, 2018Publication date: May 9, 2019Applicant: Toshiba Memory CorporationInventors: Takeshi SONEHARA, Takahiro HIRAI, Masaaki HIGUCHI, Takashi SHIMIZU
-
Publication number: 20190109196Abstract: According to one embodiment, a semiconductor memory device includes a plurality of electrodes, extending in a first direction and a second direction orthogonal to the first direction are stacked one over the other, and include opposed sides extending in the second direction, a plurality of protrusion portions extending from the first side of the electrodes and spaced from one another in the second direction, and an extraction portion extending from the second side of the electrode. First and second contact plugs extend in a third direction orthogonal to the first and second directions, one of each contacting one of the extraction portions, wherein the extraction portion extending from the uppermost of the electrodes is located closer to the center of the second side in the second direction, than the location of the extraction portion extending from the lowermost of the electrodes.Type: ApplicationFiled: December 6, 2018Publication date: April 11, 2019Inventors: Takeshi SONEHARA, Erika KODAMA, Nobutaka NAKAMURA, Tsuneo INABA, Koichi NAKAYAMA
-
Patent number: 10192753Abstract: According to an embodiment, a nonvolatile semiconductor memory device comprises a plurality of conductive layers that are stacked in plurality in a first direction via an inter-layer insulating layer, that extend in a second direction which intersects the first direction, and that are disposed in plurality in a third direction which intersects the first direction and the second direction. In addition, the same nonvolatile semiconductor memory device comprises: a semiconductor layer that has the first direction as a longitudinal direction; a tunnel insulating layer that contacts a side surface of the semiconductor layer; a charge accumulation layer that contacts a side surface of the tunnel insulating layer; and a block insulating layer that contacts a side surface of the charge accumulation layer. Furthermore, in the same nonvolatile semiconductor memory device, an end in the third direction of the plurality of conductive layers is rounded.Type: GrantFiled: September 3, 2015Date of Patent: January 29, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takeshi Sonehara, Takahiro Hirai, Masaaki Higuchi, Takashi Shimizu
-
Publication number: 20190006384Abstract: A semiconductor memory device includes a semiconductor layer having a termination region surrounding a device region, the termination region including a first stacked body having a first, insulating, layer located on a surface of the substrate, a second, conductive, layer located over the first layer, and a third, insulating, layer located over the second layer, an opening extending through the first stacked body, a fourth, insulating, layer located in the opening in the first stacked body and over the surface of the semiconductor substrate in the opening, a fifth, insulating, layer, located over the fourth layer, and a wall surrounding the device region, the wall extending inwardly of the opening and contacting one of the surface of the semiconductor substrate or a nitride material on the surface of the substrate, wherein the composition of the third and fifth layers is different from that of the first and third layers.Type: ApplicationFiled: March 1, 2018Publication date: January 3, 2019Inventors: Taichi IWASAKI, Takeshi SONEHARA, Hiroyuki NITTA
-
Patent number: 10170570Abstract: According to one embodiment, a semiconductor memory device includes a plurality of electrodes, extending in a first direction and a second direction orthogonal to the first direction are stacked one over the other, and include opposed sides extending in the second direction, a plurality of protrusion portions extending from the first side of the electrodes and spaced from one another in the second direction, and an extraction portion extending from the second side of the electrode. First and second contact plugs extend in a third direction orthogonal to the first and second directions, one of each contacting one of the extraction portions, wherein the extraction portion extending from the uppermost of the electrodes is located closer to the center of the second side in the second direction, than the location of the extraction portion extending from the lowermost of the electrodes.Type: GrantFiled: March 1, 2018Date of Patent: January 1, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takeshi Sonehara, Erika Kodama, Nobutaka Nakamura, Tsuneo Inaba, Koichi Nakayama
-
Patent number: 10141327Abstract: According to an embodiment, a semiconductor memory device comprises: an insulating layer disposed on a semiconductor substrate; a plurality of memory cell arrays being arranged three-dimensionally on the insulating layer and including a plurality of conductive layers stacked in a first direction that intersects a surface of the semiconductor substrate; and a block insulating layer covering a side surface of one of the plurality of conductive layers. A high permittivity layer is provided between the insulating layer and a lowermost layer of the plurality of conductive layers. A permittivity of the high permittivity layer is much higher than that of the insulating layer.Type: GrantFiled: September 14, 2016Date of Patent: November 27, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takeshi Sonehara, Masaru Kito
-
Patent number: 10121796Abstract: According to embodiments, a semiconductor memory device includes a plurality of control gate electrodes laminated on a substrate. A first semiconductor layer has one end connected to the substrate, has a longitudinal direction in a direction intersecting with the substrate, and is opposed to the plurality of control gate electrodes. An electric charge accumulating layer is positioned between this control gate electrode and the first semiconductor layer. A first contact has one end connected to the substrate and another end connected to a source line. A second contact has one end connected to the substrate and another end connected to a wiring other than the source line. The first contact includes a first silicide layer arranged on the substrate. The second contact includes a second silicide layer arranged on the substrate. The first silicide layer has a higher temperature resistance than the second silicide layer.Type: GrantFiled: September 14, 2016Date of Patent: November 6, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takeshi Sonehara, Masaru Kito
-
Publication number: 20180269228Abstract: According to an embodiment, a semiconductor memory device comprises control gate electrodes and a semiconductor layer. The control gate electrodes are stacked above a substrate. The semiconductor layer has as its longitudinal direction a direction perpendicular to the substrate. The semiconductor memory device further comprises first and second control gate electrodes and third and fourth control gate electrodes stacked sequentially above the substrate and first through fourth via contacts connected to these first through fourth control gate electrodes. The third and fourth control gate electrodes face the first and second control gate electrodes. Positions of the first and second via contacts are far from each other. Positions of the third and fourth via contacts are close to each other.Type: ApplicationFiled: May 16, 2018Publication date: September 20, 2018Applicant: Toshiba Memory CorporationInventors: Takeshi SONEHARA, Masaru KITO
-
Publication number: 20180269226Abstract: A semiconductor memory device includes a substrate, a first stacked body provided in a first region on the substrate, a transistor formed in a second region of the substrate, and a block member provided between the first stacked body and the transistor. The first stacked body includes a plurality of first silicon oxide films and a plurality of electrode films stacked alternately one by one. Diffusion coefficient of hydrogen in the block member is lower than diffusion coefficient of hydrogen in silicon oxide.Type: ApplicationFiled: March 12, 2018Publication date: September 20, 2018Applicant: Toshiba Memory CorporationInventors: Takeshi Sonehara, Shigehiro Yamakita, Takeshi Sakaguchi, Ken Komiya, Katsuyuki Kitamoto, Tomohiro Yamada, Ryota Fujitsuka, Nobuhito Kuge
-
Publication number: 20180226422Abstract: A semiconductor memory device according to an embodiment includes a stacked body in which an electrode film and an insulating film are alternately stacked along a first direction, a semiconductor member extending in the first direction and piercing the stacked body, and a charge storage member provided between the semiconductor member and the electrode film. The electrode film includes a first portion. The first portion is composed of a metal silicide. The first portion surrounds the semiconductor member as viewed from the first direction.Type: ApplicationFiled: March 17, 2017Publication date: August 9, 2018Applicant: Toshiba Memory CorporationInventor: Takeshi SONEHARA
-
Patent number: 10008510Abstract: According to an embodiment, a semiconductor memory device comprises control gate electrodes and a semiconductor layer. The control gate electrodes are stacked above a substrate. The semiconductor layer has as its longitudinal direction a direction perpendicular to the substrate. The semiconductor memory device further comprises first and second control gate electrodes and third and fourth control gate electrodes stacked sequentially above the substrate and first through fourth via contacts connected to these first through fourth control gate electrodes. The third and fourth control gate electrodes face the first and second control gate electrodes. Positions of the first and second via contacts are far from each other. Positions of the third and fourth via contacts are close to each other.Type: GrantFiled: September 4, 2015Date of Patent: June 26, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takeshi Sonehara, Masaru Kito