Patents by Inventor Takuma Nanjo
Takuma Nanjo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220199821Abstract: The present invention relates to a heterojunction field effect transistor, and the heterojunction field effect transistor includes a barrier layer provided in an upper layer portion of a channel layer of a first nitride semiconductor, being formed of a second nitride semiconductor hetero-joined to the first nitride semiconductor, first and second impurity regions provided, being spaced each other with the barrier layer interposed therebetween, a source electrode and a drain electrode which are provided on the first and second impurity regions, respectively, an insulating film which is so provided as to come into contact with at least a region of the barrier layer excluding an edge portion thereof on the side of the source electrode, a gate insulating film which is in contact with the edge portion of the barrier layer and covers the insulating film, and a gate electrode which is so provided on the gate insulating film.Type: ApplicationFiled: November 11, 2019Publication date: June 23, 2022Applicant: Mitsubishi Electric CorporationInventors: Takuma NANJO, Akifumi IMAI, Tatsuro WATAHIKI
-
Patent number: 11282950Abstract: Provided is a technology for obtaining a drain current of a sufficient magnitude in a field effect transistor using a nitride semiconductor. A channel layer that is Alx1Iny1Ga1-x1-y1N is formed on an upper surface of a semiconductor substrate, and on an upper surface of the channel layer, a barrier layer that is Alx2Iny2Ga1-x2-y2N having a band gap larger than that of the channel layer is formed. Then, on an upper surface of the barrier layer, a gate insulating film that is an insulator or a semiconductor and has a band gap larger than that of the barrier layer is at least partially formed, and a gate electrode is formed on an upper surface of the gate insulating film. Then, heat treatment is performed while a positive voltage is applied to the gate electrode.Type: GrantFiled: May 31, 2017Date of Patent: March 22, 2022Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Takuma Nanjo, Tetsuro Hayashida, Koji Yoshitsugu, Akihiko Furukawa
-
Patent number: 11107895Abstract: A semiconductor device includes a supporting substrate, a first GaN layer of a first conductivity type provided on the side of a first main surface of the supporting substrate, a second GaN layer of the first conductivity type provided on the first GaN layer, an AlxGa1?xN layer provided on the second GaN layer, a third GaN layer of a second conductivity type provided on the AlxGa1?xN layer, a fourth GaN layer of the first conductivity type provided on the third GaN layer, an insulating film covering a top of the fourth GaN layer, a trench gate reaching the inside of the second GaN layer, a gate electrode, a first main electrode connected to the third GaN layer, and a second main electrode, and the donor concentration of the third GaN layer is lower than that of the fourth GaN layer.Type: GrantFiled: February 23, 2018Date of Patent: August 31, 2021Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Tetsuro Hayashida, Takuma Nanjo, Tatsuro Watahiki
-
Publication number: 20200381519Abstract: A semiconductor device includes a supporting substrate, a first GaN layer of a first conductivity type provided on the side of a first main surface of the supporting substrate, a second GaN layer of the first conductivity type provided on the first GaN layer, an AlxGa1?xN layer provided on the second GaN layer, a third GaN layer of a second conductivity type provided on the AlxGa1?xN layer, a fourth GaN layer of the first conductivity type provided on the third GaN layer, an insulating film covering a top of the fourth GaN layer, a trench gate reaching the inside of the second GaN layer, a gate electrode, a first main electrode connected to the third GaN layer, and a second main electrode, and the donor concentration of the third GaN layer is lower than that of the fourth GaN layer.Type: ApplicationFiled: February 23, 2018Publication date: December 3, 2020Applicant: Mitsubishi Electric CorporationInventors: Tetsuro HAYASHIDA, Takuma NANJO, Tatsuro WATAHIKI
-
Patent number: 10784350Abstract: A first insulating layer is disposed on a second surface of a semiconductor substrate, and has an opening. A second insulating layer is disposed on the second surface and separated from the first insulating layer. A stack includes, in sequence on the second surface, a side n-type epitaxial layer and first and second p-type epitaxial layers that are made of a gallium-nitride-based material. The stack has an outer side wall having a portion formed of the second p-type epitaxial layer, an inner side wall extending from the second insulating layer, and a top surface. The n-type contact layer is disposed on the top surface. The source electrode portion is in contact with the n-type contact layer on the top surface, and is in contact with the second p-type epitaxial layer on the outer side wall. A gate insulating film is disposed on the inner side wall.Type: GrantFiled: March 8, 2017Date of Patent: September 22, 2020Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Tetsuro Hayashida, Takuma Nanjo
-
Patent number: 10756189Abstract: A substrate is made of gallium-nitride-based material. The n-type layer is disposed on a first surface of the substrate. A p-type layer is disposed on the n-type layer, and constitutes, along with the n-type layer, a semiconductor layer on the first surface of the substrate, the semiconductor layer being provided with a mesa shape having a bottom surface, a side surface, and a top surface. An anode electrode is disposed on the p-type layer. A cathode electrode is disposed on a second surface of the substrate. An insulating film continuously extends over the bottom surface and the top surface to cover the side surface. The top surface is provided with at least one trench. The at least one trench includes a trench filled with the insulating film.Type: GrantFiled: February 10, 2017Date of Patent: August 25, 2020Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Tetsuro Hayashida, Takuma Nanjo, Tatsuro Watahiki, Akihiko Furukawa
-
Publication number: 20200135908Abstract: Provided is a technology for obtaining a drain current of a sufficient magnitude in a field effect transistor using a nitride semiconductor. A channel layer that is Alx1Iny1Ga1-x1-y1N is formed on an upper surface of a semiconductor substrate, and on an upper surface of the channel layer, a barrier layer that is Alx2Iny2Ga1-x2-y2N having a band gap larger than that of the channel layer is formed. Then, on an upper surface of the barrier layer, a gate insulating film that is an insulator or a semiconductor and has a band gap larger than that of the barrier layer is at least partially formed, and a gate electrode is formed on an upper surface of the gate insulating film. Then, heat treatment is performed while a positive voltage is applied to the gate electrode.Type: ApplicationFiled: May 31, 2017Publication date: April 30, 2020Applicant: Mitsubishi Electric CorporationInventors: Takuma NANJO, Tetsuro HAYASHIDA, Koji YOSHITSUGU, Akihiko FURUKAWA
-
Publication number: 20200127099Abstract: A substrate is made of gallium-nitride-based material. The n-type layer is disposed on a first surface of the substrate. A p-type layer is disposed on the n-type layer, and constitutes, along with the n-type layer, a semiconductor layer on the first surface of the substrate, the semiconductor layer being provided with a mesa shape having a bottom surface, a side surface, and a top surface. An anode electrode is disposed on the p-type layer. A cathode electrode is disposed on a second surface of the substrate. An insulating film continuously extends over the bottom surface and the top surface to cover the side surface. The top surface is provided with at least one trench. The at least one trench includes a trench filled with the insulating film.Type: ApplicationFiled: February 10, 2017Publication date: April 23, 2020Applicant: Mitsubishi Electric CorporationInventors: Tetsuro HAYASHIDA, Takuma NANJO, Tatsuro WATAHIKI, Akihiko FURUKAWA
-
Publication number: 20190058040Abstract: A first insulating layer is disposed on a second surface of a semiconductor substrate, and has an opening. A second insulating layer is disposed on the second surface and separated from the first insulating layer. A stack includes, in sequence on the second surface, a side n-type epitaxial layer and first and second p-type epitaxial layers that are made of a gallium-nitride-based material. The stack has an outer side wall having a portion formed of the second p-type epitaxial layer, an inner side wall extending from the second insulating layer, and a top surface. The n-type contact layer is disposed on the top surface. The source electrode portion is in contact with the n-type contact layer on the top surface, and is in contact with the second p-type epitaxial layer on the outer side wall. A gate insulating film is disposed on the inner side wall.Type: ApplicationFiled: March 8, 2017Publication date: February 21, 2019Applicant: Mitsubishi Electric CorporationInventors: Tetsuro HAYASHIDA, Takuma NANJO
-
Patent number: 9893210Abstract: A semiconductor device includes: a substrate; a nitride semiconductor layer on the substrate; a source electrode, a drain electrode and a gate electrode on the nitride semiconductor layer; and a SiN surface protective film covering the nitride semiconductor layer, wherein a composition ratio Si/N of Si and N that form a Si—N bond of the SiN surface protective film is 0.751 to 0.801.Type: GrantFiled: June 6, 2016Date of Patent: February 13, 2018Assignee: Mitsubishi Electric CorporationInventors: Kenichiro Kurahashi, Takuma Nanjo, Muneyoshi Suita, Akifumi Imai, Eiji Yagyu, Hiroyuki Okazaki
-
Publication number: 20170092783Abstract: A semiconductor device includes: a substrate; a nitride semiconductor layer on the substrate; a source electrode, a drain electrode and a gate electrode on the nitride semiconductor layer; and a SiN surface protective film covering the nitride semiconductor layer, wherein a composition ratio Si/N of Si and N that form a Si—N bond of the SiN surface protective film is 0.751 to 0.Type: ApplicationFiled: June 6, 2016Publication date: March 30, 2017Applicant: Mitsubishi Electric CorporationInventors: Kenichiro KURAHASHI, Takuma NANJO, Muneyoshi SUITA, Akifumi IMAI, Eiji YAGYU, Hiroyuki OKAZAKI
-
Publication number: 20150228756Abstract: A semiconductor device includes an Alx1Ga1-x1N (0?x1?1) barrier layer, and a gate electrode that is disposed on a surface of the Alx1Ga1-x1N (0?x1?1) barrier layer, forms a Schottky junction with the surface of the Alx1Ga1-x1N (0?x1?1) barrier layer, and has an Ni single-layer structure. Annealing processing is performed with respect to the gate electrode at a temperature of 500° C. or above under a nitrogen atmosphere to form a reaction layer between the surface of the Alx1Ga1-x1N (0?x1?1) barrier layer and the gate electrode.Type: ApplicationFiled: February 2, 2015Publication date: August 13, 2015Applicant: Mitsubishi Electric CorporationInventors: Kenichiro KURAHASHI, Takuma Nanjo, Muneyoshi Suita, Yosuke Suzuki, Akifumi Imai, Marika Nakamura, Eiji Yagyu
-
Patent number: 8987125Abstract: The present invention relates to a method for manufacturing a heterojunction semiconductor device including an AlGaN layer, the method including the steps of (a) forming a dummy electrode in a region where a gate electrode is arranged on the AlGaN layer, (b) depositing a dielectric film on the AlGaN layer by exposing side surfaces of the dummy electrode, using a device having anisotropy, (c) forming an opening in the dielectric film by removing the dummy electrode, and (d) forming the gate electrode that extends from inside the opening onto the dielectric film in a vicinity of the opening.Type: GrantFiled: June 5, 2013Date of Patent: March 24, 2015Assignee: Mitsubishi Electric CorporationInventors: Hiroyuki Okazaki, Takuma Nanjo, Yosuke Suzuki, Akifumi Imai, Muneyoshi Suita, Eiji Yagyu
-
Publication number: 20150069408Abstract: A laminate includes a surface on which a gate electrode is provided, and is made of a nitride semiconductor. The laminate includes a first layer having a first band gap, and a second layer provided between the first layer and the surface and having a second band gap which is larger than the first band gap. The first and second layers and form a joint surface by a hetero junction. The surface includes a surface defect density equal to or smaller than 1.7×106 cm?2.Type: ApplicationFiled: August 28, 2014Publication date: March 12, 2015Applicant: Mitsubishi Electric CorporationInventors: Takuma NANJO, Akifumi IMAI, Yosuke SUZUKI, Muneyoshi SUITA, Kenichiro KURAHASHI, Marika NAKAMURA, Eiji YAGYU
-
Publication number: 20140011349Abstract: The present invention relates to a method for manufacturing a heterojunction semiconductor device including an AlGaN layer, the method including the steps of (a) forming a dummy electrode in a region where a gate electrode is arranged on the AlGaN layer, (b) depositing a dielectric film on the AlGaN layer by exposing side surfaces of the dummy electrode, using a device having anisotropy, (c) forming an opening in the dielectric film by removing the dummy electrode, and (d) forming the gate electrode that extends from inside the opening onto the dielectric film in a vicinity of the opening.Type: ApplicationFiled: June 5, 2013Publication date: January 9, 2014Inventors: Hiroyuki OKAZAKI, Takuma Nanjo, Yosuke Suzuki, Akifumi Imai, Muneyoshi Suita, Eiji Yagyu
-
Publication number: 20110316047Abstract: The objective of the present invention is to provide a semiconductor device of a hetero-junction field effect transistor that is capable of obtaining a high output and a high breakdown voltage and a manufacturing method of the same. The present invention is a semiconductor device of a hetero junction field effect transistor provided with an AlxGa1-xN channel layer with a composition ratio of Al being x (0<x<1) formed on a substrate, an AlyGa1-yN barrier layer with a composition of Al being y (0<y?1) formed on the channel layer, and source/drain electrodes and a gate electrode formed on the barrier layer, wherein the composition ratio y is larger than the composition ratio x.Type: ApplicationFiled: August 29, 2011Publication date: December 29, 2011Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Takuma Nanjo, Muneyoshi Suita, Yuji Abe, Toshiyuki Oishi, Yasunori Tokuda
-
Patent number: 8035130Abstract: The objective of the present invention is to provide a semiconductor device of a hetero-junction field effect transistor that is capable of obtaining a high output and a high breakdown voltage and a manufacturing method of the same. The present invention is a semiconductor device of a hetero-junction field effect transistor provided with an AlxGa1-xN channel layer with a composition ratio of Al being x (0<x<1) formed on a substrate, an AlyGa1-yN barrier layer with a composition of Al being y (0<y?1) formed on the channel layer, and source/drain electrodes and a gate electrode formed on the barrier layer, wherein the composition ratio y is larger than the composition ratio x.Type: GrantFiled: March 25, 2008Date of Patent: October 11, 2011Assignee: Mitsubishi Electric CorporationInventors: Takuma Nanjo, Muneyoshi Suita, Yuji Abe, Toshiyuki Oishi, Yasunori Tokuda
-
Publication number: 20080237639Abstract: The objective of the present invention is to provide a semiconductor device of a hetero-junction field effect transistor that is capable of obtaining a high output and a high breakdown voltage and a manufacturing method of the same. The present invention is a semiconductor device of a hetero-junction field effect transistor provided with an AlxGa1-xN channel layer with a composition ratio of Al being x (0<x<1) formed on a substrate, an AlyGa1-yN barrier layer with a composition of Al being y (0<y?1) formed on the channel layer, and source/drain electrodes and a gate electrode formed on the barrier layer, wherein the composition ratio y is larger than the composition ratio x.Type: ApplicationFiled: March 25, 2008Publication date: October 2, 2008Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Takuma NANJO, Muneyoshi Suita, Yuji Abe, Toshiyuki Oishi, Yasunori Tokuda