Patents by Inventor Tamarak Pandhumsoporn
Tamarak Pandhumsoporn has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20210225616Abstract: Components and processes are disclosed herein for managing non-volatile and/or low-volatility byproduct materials that are generated within a plasma processing region of a plasma processing chamber during performance of various plasma-based processes on a substrate. The components include a top window structure, a liner structure, an edge ring structure, a focus ring structure, a ground ring structure, a substrate access port shield, an insert liner for a port opening in a chamber wall, and an exhaust baffle assembly for positioning within an exhaust channel connected to the chamber. One or more process-exposed surface(s) of the various components are subjected to a surface roughening/texturizing process to impart a surface roughness and/or engineered topography to the process-exposed surface that promotes adhesion and retention of plasma process byproduct materials.Type: ApplicationFiled: January 7, 2019Publication date: July 22, 2021Inventors: Gordon Wen-Yin Peng, Ambarish (Rish) Chhatre, Dan Marohl, Tamarak Pandhumsoporn, Ignacio (Nacho) Chazaro
-
Patent number: 10854492Abstract: An edge ring assembly is provided, including: an upper edge ring configured to surround an electrostatic chuck (ESC), the ESC having a top surface for supporting a substrate and an annular step surrounding the top surface, the annular step defining an annular shelf that is lower than the top surface, the upper edge ring being disposed above the annular shelf; a lower inner edge ring disposed below the upper edge ring in the annular step and disposed over the annular shelf, the lower inner edge ring being defined from an electrically conductive material, the lower inner edge ring being electrically insulated from the ESC; a lower outer edge ring surrounding the inner edge ring, the lower outer edge ring being disposed below the upper edge ring in the annular step and disposed over the annular shelf, the lower outer edge ring being defined from an electrically insulating material.Type: GrantFiled: July 8, 2016Date of Patent: December 1, 2020Assignee: Lam Research CorporationInventors: William Frederick Bosch, Rajesh Dorai, Tamarak Pandhumsoporn, Brett C. Richardson, James C. Vetter, Patrick Chung
-
Publication number: 20170053820Abstract: An edge ring assembly is provided, including: an upper edge ring configured to surround an electrostatic chuck (ESC), the ESC having a top surface for supporting a substrate and an annular step surrounding the top surface, the annular step defining an annular shelf that is lower than the top surface, the upper edge ring being disposed above the annular shelf; a lower inner edge ring disposed below the upper edge ring in the annular step and disposed over the annular shelf, the lower inner edge ring being defined from an electrically conductive material, the lower inner edge ring being electrically insulated from the ESC; a lower outer edge ring surrounding the inner edge ring, the lower outer edge ring being disposed below the upper edge ring in the annular step and disposed over the annular shelf, the lower outer edge ring being defined from an electrically insulating material.Type: ApplicationFiled: July 8, 2016Publication date: February 23, 2017Inventors: William Frederick Bosch, Rajesh Dorai, Tamarak Pandhumsoporn, Brett C. Richardson, James C. Vetter, Patrick Chung
-
Publication number: 20120298301Abstract: A method for forming features in a silicon layer is provided. A mask is formed with a plurality of mask openings over the silicon layer. A polymer layer is deposited over the mask by flowing a hydrogen free deposition gas comprising C4F8, forming a plasma from the deposition gas, depositing a polymer from the plasma for at least 20 seconds, and stopping the depositing the polymer after the at least 20 seconds. The deposited polymer layer is opened by flowing an opening gas, forming a plasma from the opening gas which selectively removes the deposited polymer on bottoms of the plurality of mask openings with respect to deposited polymer on sides of the plurality of mask openings, and stopping the opening when at least some of the plurality of mask features are opened. The silicon layer is etched through the mask and deposited polymer layer.Type: ApplicationFiled: August 10, 2012Publication date: November 29, 2012Applicant: LAM RESEARCH CORPORATIONInventors: Tamarak Pandhumsoporn, Patrick Chung, Jackie Seto, S. M. Reza Sadjadi
-
Patent number: 8262920Abstract: A method for forming features in a silicon layer is provided. A mask is formed with a plurality of mask openings over the silicon layer. A polymer layer is deposited over the mask by flowing a hydrogen free deposition gas comprising C4F8, forming a plasma from the deposition gas, depositing a polymer from the plasma for at least 20 seconds, and stopping the depositing the polymer after the at least 20 seconds. The deposited polymer layer is opened by flowing an opening gas, forming a plasma from the opening gas which selectively removes the deposited polymer on bottoms of the plurality of mask openings with respect to deposited polymer on sides of the plurality of mask openings, and stopping the opening when at least some of the plurality of mask features are opened. The silicon layer is etched through the mask and deposited polymer layer.Type: GrantFiled: June 18, 2007Date of Patent: September 11, 2012Assignee: Lam Research CorporationInventors: Tamarak Pandhumsoporn, Patrick Chung, Jackie Seto, S. M. Reza Sadjadi
-
Patent number: 7985688Abstract: A method for etching a substrate having a silicon layer in a plasma processing chamber having a bottom electrode on which the substrate is disposed on during etching. The method includes performing a main etch step. The method also includes terminating main etch step when a predefined etch depth of at least 70 percent of thickness into silicon layer is achieved. The method further includes performing an overetch step. The overetch step including a first process step and a second process step. First process step is performed using a first bottom power level applied to bottom electrode. Second process step is performed using a second bottom power level applied to bottom electrode that is lower than first bottom power level. First process and second process steps are alternately performed a plurality of times. The method yet also includes terminating overetch step after silicon layer is etched through.Type: GrantFiled: December 16, 2005Date of Patent: July 26, 2011Assignee: Lam Research CorporationInventors: Tamarak Pandhumsoporn, Alferd Cofer
-
Publication number: 20080308526Abstract: A method for forming features in a silicon layer is provided. A mask is formed with a plurality of mask openings over the silicon layer. A polymer layer is deposited over the mask by flowing a hydrogen free deposition gas comprising C4F8, forming a plasma from the deposition gas, depositing a polymer from the plasma for at least 20 seconds, and stopping the depositing the polymer after the at least 20 seconds. The deposited polymer layer is opened by flowing an opening gas, forming a plasma from the opening gas which selectively removes the deposited polymer on bottoms of the plurality of mask openings with respect to deposited polymer on sides of the plurality of mask openings, and stopping the opening when at least some of the plurality of mask features are opened. The silicon layer is etched through the mask and deposited polymer layer.Type: ApplicationFiled: June 18, 2007Publication date: December 18, 2008Inventors: Tamarak Pandhumsoporn, Patrick Chung, Jackie Seto, S.M. Reza Sadjadi
-
Patent number: 7459100Abstract: In a plasma processing system, a method for optimizing etching of a substrate is disclosed. The method includes selecting a first plasma process recipe including a first process variable, wherein changing the first process variable by a first amount optimizes a first substrate etch characteristic and aggravates a second substrate etch characteristic. The method also includes selecting second plasma process recipe including a second process variable, wherein changing the second process variable by a second amount aggravates the first substrate etch characteristic and optimizes the second substrate etch characteristic. The method further includes positioning a substrate on a chuck in a plasma processing chamber; and striking a plasma within the plasma processing chamber.Type: GrantFiled: December 22, 2004Date of Patent: December 2, 2008Assignee: Lam Research CorporationInventors: Adrian Kiermasz, Tamarak Pandhumsoporn, Alferd Cofer
-
Patent number: 7351664Abstract: A method for etching silicon layer of a substrate, which is deposited on a bottom electrode in a plasma processing chamber. The method includes performing a main etch step until at least 70 percent of silicon layer is etched. The method further includes an overetch step, which includes a first, second, and third process steps. The first process step employs a first process recipe, the second process step employs a second process recipe, and the third process step employs a third process recipe. The second process recipe employs a second bottom bias voltage level applied to the bottom electrode which is higher than the first bottom bias voltage level employs in the first process recipe and the third bottom bias voltage level employs in the third process recipe. The first, second, and third process steps are alternated a plurality of times until silicon layer is etched through.Type: GrantFiled: May 30, 2006Date of Patent: April 1, 2008Assignee: Lam Research CorporationInventors: Tamarak Pandhumsoporn, Alferd Cofer, William Bosch
-
Publication number: 20070281489Abstract: A method for etching silicon layer of a substrate, which is deposited on a bottom electrode in a plasma processing chamber. The method includes performing a main etch step until at least 70 percent of silicon layer is etched. The method further includes an overetch step, which includes a first, second, and third process steps. The first process step employs a first process recipe, the second process step employs a second process recipe, and the third process step employs a third process recipe. The second process recipe employs a second bottom bias voltage level applied to the bottom electrode which is higher than the first bottom bias voltage level employs in the first process recipe and the third bottom bias voltage level employs in the third process recipe. The first, second, and third process steps are alternated a plurality of times until silicon layer is etched through.Type: ApplicationFiled: May 30, 2006Publication date: December 6, 2007Inventors: Tamarak Pandhumsoporn, Alferd Cofer, William Bosch
-
Publication number: 20070141847Abstract: A method for etching a substrate having a silicon layer in a plasma processing chamber having a bottom electrode on which the substrate is disposed on during etching. The method includes performing a main etch step. The method also includes terminating main etch step when a predefined etch depth of at least 70 percent of thickness into silicon layer is achieved. The method further includes performing an overetch step. The overetch step including a first process step and a second process step. First process step is performed using a first bottom power level applied to bottom electrode. Second process step is performed using a second bottom power level applied to bottom electrode that is lower than first bottom power level. First process and second process steps are alternately performed a plurality of times. The method yet also includes terminating overetch step after silicon layer is etched through.Type: ApplicationFiled: December 16, 2005Publication date: June 21, 2007Inventors: Tamarak Pandhumsoporn, Alferd Cofer
-
Publication number: 20060131271Abstract: In a plasma processing system, a method for optimizing etching of a substrate is disclosed. The method includes selecting a first plasma process recipe including a first process variable, wherein changing the first process variable by a first amount optimizes a first substrate etch characteristic and aggravates a second substrate etch characteristic. The method also includes selecting second plasma process recipe including a second process variable, wherein changing the second process variable by a second amount aggravates the first substrate etch characteristic and optimizes the second substrate etch characteristic. The method further includes positioning a substrate on a chuck in a plasma processing chamber; and striking a plasma within the plasma processing chamber.Type: ApplicationFiled: December 22, 2004Publication date: June 22, 2006Inventors: Adrian Kiermasz, Tamarak Pandhumsoporn, Alferd Cofer
-
Publication number: 20050211668Abstract: The present invention provides methods of processing a substrate with minimal scalloping. By processing substrates with minimal scalloping, feature tolerance and quality may be improved. An embodiment of the present invention provides a method for etching a feature in a layer through an etching mask by alternating steps of polymer deposition and substrate etching in any order. In order to achieve the benefits described herein, process gas pressures between process steps may be substantially equivalent. In some embodiments a continuous plasma stream may be maintained throughout substrate processing. In still other embodiments, process gases may be controlled by a single mass flow control valve so that process gases may be switched to within less than 250 milliseconds.Type: ApplicationFiled: June 29, 2004Publication date: September 29, 2005Applicant: Lam Research CorporationInventor: Tamarak Pandhumsoporn
-
Patent number: 6383938Abstract: A method of plasma etching of silicon that utilizes the plasma to provide laterally defined recess structures through a mask. The method is based on the variation of the plasma parameters to provide a well-controlled anisotropic etch, while achieving a very high etch rate, and a high selectivity with respect to a mask. A mixed gas is introduced into the vacuum chamber after the chamber is evacuated, and plasma is generated within the chamber. The substrate's surface is exposed to the plasma. Power sources are used for formation of the plasma discharge. An integrated control system is used to modulate the plasma discharge power and substrate polarization voltage levels.Type: GrantFiled: April 21, 1999Date of Patent: May 7, 2002Assignee: AlcatelInventors: Tamarak Pandhumsoporn, Kevin Yu, Michael Feldbaum, Michel Puech
-
Publication number: 20010044213Abstract: A method of plasma etching of silicon that utilizes the plasma to provide laterally defined recess structures through a mask. The method is based on the variation of the plasma parameters to provide a well-controlled anisotropic etch, while achieving a very high etch rate, and a high selectivity with respect to a mask. A mixed gas is introduced into the vacuum chamber after the chamber is evacuated, and plasma is generated within the chamber. The substrate's surface is exposed to the plasma. Power sources are used for formation of the plasma discharge. An integrated control system is used to modulate the plasma discharge power and substrate polarization voltage levels.Type: ApplicationFiled: April 21, 1999Publication date: November 22, 2001Inventors: TAMARAK PANDHUMSOPORN, KEVIN YU, MICHAEL FELDBAUM, MICHEL PUECH
-
Patent number: 6287437Abstract: A recessed sputtering target assembly is provided with a bonding material disposed between a dielectric target and a backing plate. The bond line of the bonding material is recessed away from the edges of the target and backing plate, preferably by ¼ inch. The sputtering target assembly may be used during high RF power processes to achieve high deposition rates without arcing of the bonding material or contamination of the sputtering chamber.Type: GrantFiled: May 5, 2000Date of Patent: September 11, 2001Assignee: AlcatelInventors: Tamarak Pandhumsoporn, Mark Feldman