Patents by Inventor Tanja Roemer
Tanja Roemer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7483936Abstract: A calculating unit including a number of bit slices which is less than the number of positions of the operand to be processed. Each bit slice has a logic element and a communication bus between the logic element and the plurality of register cells. The register cells are connected in parallel with respect to the slice-internal communication bus and are controlled by a controller so that only one register cell of the plurality of register cells is coupled to the communication bus at a time.Type: GrantFiled: March 14, 2005Date of Patent: January 27, 2009Assignee: Infineon Technologies AGInventors: Norbert Janssen, Tanja Roemer, Holger Sedlak
-
Patent number: 7358769Abstract: An XOR circuit designed in dual rail includes four shunt transistors, wherein the shunt transistors are disposed to couple an input potential at a first input or a second input with an output.Type: GrantFiled: February 23, 2006Date of Patent: April 15, 2008Assignee: Infineon Technologies AGInventors: Tanja Roemer, Norbert Janssen
-
Patent number: 7282983Abstract: The calculating unit includes a dual rail input stage, a switching stage for a bit to be calculated and an output stage for an output bit, wherein the output stage provides a dual rail output. The switching stage is not implemented in dual rail technology but according to a “one-hot” realization. The switching stage includes at least one internal node which is, in the preparation mode according to a control signal on a control line from a control means, connected to a reference potential, while the node potential circuit for handling the internal node in the data mode is not active. Thus, an area-efficient, cross-current-reduced and reliable calculating unit is obtained, which may additionally be clocked at high speed, as a transition form a preparation mode to a data mode takes place without time-consuming discharge processes.Type: GrantFiled: March 10, 2006Date of Patent: October 16, 2007Assignee: Infineon Technologies AGInventors: Norbert Janssen, Tanja Roemer
-
Publication number: 20070063742Abstract: The calculating unit includes a dual rail input stage, a switching stage for a bit to be calculated and an output stage for an output bit, wherein the output stage provides a dual rail output. The switching stage is not implemented in dual rail technology but according to a “one-hot” realization. The switching stage includes at least one internal node which is, in the preparation mode according to a control signal on a control line from a control means, connected to a reference potential, while the node potential circuit for handling the internal node in the data mode is not active. Thus, an area-efficient, cross-current-reduced and reliable calculating unit is obtained, which may additionally be clocked at high speed, as a transition form a preparation mode to a data mode takes place without time-consuming discharge processes.Type: ApplicationFiled: March 10, 2006Publication date: March 22, 2007Applicant: Infineon Technologies AGInventors: Norbert Janssen, Tanja Roemer
-
Publication number: 20060202718Abstract: An XOR circuit designed in dual rail includes four shunt transistors, wherein the shunt transistors are disposed to couple an input potential at a first input or a second input with an output.Type: ApplicationFiled: February 23, 2006Publication date: September 14, 2006Applicant: Infineon Technologies AGInventors: Tanja Roemer, Norbert Janssen
-
Patent number: 6999337Abstract: A register cell includes a first input for a data unit to be written into the register cell. The register cell includes further a second input for a negated data unit to be written into the register cell. A first pair of oppositely coupled inverters as a first storage circuit is adapted to be coupled to the first input. A second pair of oppositely coupled inverters as a second storage circuit is adapted to be coupled to a second input. Using two oppositely coupled pairs of inverters makes it possible to initialize both the first input and the second input of the register either to a high voltage state (precharge) or to a low voltage state (discharge), such that the power consumption of the register cell is homogenized from one working clock to the next.Type: GrantFiled: September 3, 2004Date of Patent: February 14, 2006Assignee: Infineon Technologies AGInventors: Astrid Elbe, Wieland Fischer, Norbert Janssen, Tanja Roemer, Holger Sedlak, Jean-Pierre Seifert
-
Publication number: 20050210088Abstract: A calculating unit including a number of bit slices which is less than the number of positions of the operand to be processed. Each bit slice has a logic element and a communication bus between the logic element and the plurality of register cells. The register cells are connected in parallel with respect to the slice-internal communication bus and are controlled by a controller so that only one register cell of the plurality of register cells is coupled to the communication bus at a time.Type: ApplicationFiled: March 14, 2005Publication date: September 22, 2005Applicant: Infineon Technologies AGInventors: Norbert Janssen, Tanja Roemer, Holger Sedlak
-
Publication number: 20050073346Abstract: A register cell includes a first input for a data unit to be written into the register cell. The register cell includes further a second input for a negated data unit to be written into the register cell. A first pair of oppositely coupled inverters as a first storage circuit is adapted to be coupled to the first input. A second pair of oppositely coupled inverters as a second storage circuit is adapted to be coupled to a second input. Using two oppositely coupled pairs of inverters makes it possible to initialize both the first input and the second input of the register either to a high voltage state (precharge) or to a low voltage state (discharge), such that the power consumption of the register cell is homogenized from one working clock to the next.Type: ApplicationFiled: September 3, 2004Publication date: April 7, 2005Applicant: Infineon Technologies AGInventors: Astrid Elbe, Wieland Fischer, Norbert Janssen, Tanja Roemer, Holger Sedlak, Jean-Pierre Seifert