Patents by Inventor Tariq Kurd
Tariq Kurd has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10713049Abstract: A processor including a stunt box with an intermediate storage, including a plurality of registers, configured to store a plurality of execution pipe results as a plurality of intermediate results; a storage, communicatively coupled to the intermediate storage, configured to store a plurality of storage results which may include one or more of the plurality of intermediate results; and an arbiter, communicatively coupled to the intermediate storage and the storage, configured to receive the plurality of execution pipe results, the plurality of intermediate results, and the plurality of storage results and to select an output to retire from of the plurality of results, the plurality of intermediate results, and the plurality of storage results.Type: GrantFiled: October 31, 2014Date of Patent: July 14, 2020Assignee: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITEDInventors: Sophie Wilson, Tariq Kurd
-
Patent number: 10346165Abstract: A load/store unit including a memory queue configured to store a plurality of memory instructions and state information indicating whether each memory instruction of the plurality of memory instructions can be performed independently, with, separately, or after older pending instructions; and a state-selection circuit configured to set a state information of each memory instruction of the plurality of memory instructions in view of an older pending instruction in the memory queue.Type: GrantFiled: October 31, 2014Date of Patent: July 9, 2019Assignee: Avago Technologies International Sales Pte. LimitedInventor: Tariq Kurd
-
Patent number: 10241788Abstract: An apparatus including a queue configured to store a plurality of instructions and state information indicating whether each instruction of the plurality of instructions can be performed independently of older pending instructions; and a state-selection circuit configured to set a state information of each instruction of the plurality of instructions in view of an older pending instruction in the queue.Type: GrantFiled: October 31, 2014Date of Patent: March 26, 2019Assignee: Avago Technologies International Sales Pte. LimitedInventors: Tariq Kurd, John Redford
-
Patent number: 9841974Abstract: A processor including a register file having a plurality of registers, and configured for out-of-order instruction execution, further includes a renamer unit that produces generation numbers that are associated with register file addresses to provide a renamed version of a register that is temporally offset from an existing version of that register rather than assigning a non-programmer-visible physical register as the renamed register.Type: GrantFiled: October 31, 2014Date of Patent: December 12, 2017Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Sophie Wilson, John Redford, Tariq Kurd
-
Patent number: 9798542Abstract: A method and apparatus for zero overheard loops is provided herein. The method includes the steps of identifying, by a decoder, a loop instruction and identifying, by the decoder, a last instruction in a loop body that corresponds to the loop instruction. The method further includes the steps of generating, by the decoder, a branch instruction that returns execution to a beginning of the loop body, and enqueing, by the decoder, the branch instruction into a branch reservation queue concurrently with an enqueing of the last instruction in a reservation queue.Type: GrantFiled: October 31, 2014Date of Patent: October 24, 2017Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Tariq Kurd, John Redford, Geoffrey Barrett
-
Patent number: 9710272Abstract: A processor including a register file having a plurality of registers, and configured for out-of-order instruction execution, further includes a renamer unit that produces generation numbers that are associated with register file addresses to provide a renamed version of a register that is temporally offset from an existing version of that register rather than assigning a non-programmer-visible physical register as the renamed register. The processor includes a small reset DHL Gshare branch prediction unit coupled to an instruction cache and configured to provide speculative addresses to the instruction cache.Type: GrantFiled: October 31, 2014Date of Patent: July 18, 2017Inventors: Sophie Wilson, John Redford, Geoffrey Barrett, Tariq Kurd
-
Publication number: 20150309796Abstract: A processor including a register file having a plurality of registers, and configured for out-of-order instruction execution, further includes a renamer unit that produces generation numbers that are associated with register file addresses to provide a renamed version of a register that is temporally offset from an existing version of that register rather than assigning a non-programmer-visible physical register as the renamed register.Type: ApplicationFiled: October 31, 2014Publication date: October 29, 2015Applicant: Broadcom CorporationInventors: Sophie WILSON, John Redford, Tariq Kurd
-
Publication number: 20150309795Abstract: A method and apparatus for zero overheard loops is provided herein. The method includes the steps of identifying, by a decoder, a loop instruction and identifying, by the decoder, a last instruction in a loop body that corresponds to the loop instruction. The method further includes the steps of generating, by the decoder, a branch instruction that returns execution to a beginning of the loop body, and enqueing, by the decoder, the branch instruction into a branch reservation queue concurrently with an enqueing of the last instruction in a reservation queue.Type: ApplicationFiled: October 31, 2014Publication date: October 29, 2015Applicant: Broadcom CorporationInventors: Tariq KURD, John REDFORD, Geoffrey BARRETT
-
Publication number: 20150309793Abstract: A load/store unit including a memory queue configured to store a plurality of memory instructions and state information indicating whether each memory instruction of the plurality of memory instructions can be performed independently, with, separately, or after older pending instructions; and a state-selection circuit configured to set a state information of each memory instruction of the plurality of memory instructions in view of an older pending instruction in the memory queue.Type: ApplicationFiled: October 31, 2014Publication date: October 29, 2015Applicant: Broadcom CorporationInventor: Tariq KURD
-
Publication number: 20150309799Abstract: A processor including a stunt box with an intermediate storage, including a plurality of registers, configured to store a plurality of execution pipe results as a plurality of intermediate results; a storage, communicatively coupled to the intermediate storage, configured to store a plurality of storage results which may include one or more of the plurality of intermediate results; and an arbiter, communicatively coupled to the intermediate storage and the storage, configured to receive the plurality of execution pipe results, the plurality of intermediate results, and the plurality of storage results and to select an output to retire from of the plurality of results, the plurality of intermediate results, and the plurality of storage results.Type: ApplicationFiled: October 31, 2014Publication date: October 29, 2015Applicant: Broadcom CorporationInventors: Sophie WILSON, Tariq KURD
-
Publication number: 20150309797Abstract: A processor including a register file having a plurality of registers, and configured for out-of-order instruction execution, further includes a renamer unit that produces generation numbers that are associated with register file addresses to provide a renamed version of a register that is temporally offset from an existing version of that register rather than assigning a non-programmer-visible physical register as the renamed register. The processor includes a small reset DHL Gshare branch prediction unit coupled to an instruction cache and configured to provide speculative addresses to the instruction cache.Type: ApplicationFiled: October 31, 2014Publication date: October 29, 2015Inventors: Sophie WILSON, John REDFORD, Geoffrey BARRETT, Tariq KURD
-
Publication number: 20150309798Abstract: An apparatus including a queue configured to store a plurality of instructions and state information indicating whether each instruction of the plurality of instructions can be performed independently of older pending instructions; and a state-selection circuit configured to set a state information of each instruction of the plurality of instructions ifs view of an older pending instruction in the queue.Type: ApplicationFiled: October 31, 2014Publication date: October 29, 2015Applicant: BROADCOM CORPORATIONInventors: Tariq KURD, John REDFORD
-
Patent number: 8751797Abstract: A semiconductor integrated circuit includes a hardware mechanism arranged to ensure that associations between instructions and data are enforced so that a processor cannot fetch data from an instruction that is not authorized to do so. A Memory Protection Unit stores entries comprising instructions and associated data memory ranges. A hardware arrangement impairs the operation of the circuit if the processor attempts to make a data fetch from an instruction that is outside the range associated with data in a Memory Protection Unit. Such functioning may be by issuing a chip reset. The Memory Protection Unit may be implemented in a Memory Management Unit having an extension so as to store a validity flag. The validity flag may only be set by a secure process such as the CPU well entrusted code or by a separate trusted hardware source.Type: GrantFiled: April 7, 2008Date of Patent: June 10, 2014Assignee: STMicroelectronics (Research & Development) LimitedInventors: Paul Elliott, Tariq Kurd
-
Patent number: 8209486Abstract: A cache memory comprises a first set of storage locations for holding syllables and addressable by a first group of addresses; a second set of storage locations for holding syllables and addressable by a second group of addresses; addressing circuitry operable to provide in each addressing cycle a pair of addresses comprising one from the first group and one from the second group, thereby accessing a plurality of syllables from each set of storage locations; and selection circuitry operable to select from said plurality of syllables to output to a processor lane based on whether a required syllable is addressable by an address in the first or second group.Type: GrantFiled: July 1, 2008Date of Patent: June 26, 2012Assignee: STMicroelectronics (Research & Development) LimitedInventor: Tariq Kurd
-
Patent number: 8099450Abstract: Combining circuitry for combining a plurality of multi-bit partial product terms in a multiplier circuit includes a plurality of compression columns, each column receiving a plurality of partial product term bits. At least one compression column includes: a first circuit arranged to receive a first set of the plurality of partial product term bits for the at least one compression column, the first circuit further arranged to combine the first set of term bits to produce a first combined term bit set; and a second circuit arranged to receive a second set of the plurality of term bits for the at least one compression column and all of the first combined term bit set.Type: GrantFiled: July 20, 2006Date of Patent: January 17, 2012Assignee: STMicroelectronics (Research & Development) Ltd.Inventor: Tariq Kurd
-
Patent number: 8095587Abstract: An arithmetic unit comprising: an encoding circuit arranged to receive first and second operands each having a bit length of m bits and to generate therefrom a number n of partial products of bit length of 2m bits or less; an addition circuit having 2m columns each having n inputs, wherein bits of said partial products are applied to said inputs for combining said partial products into a result leaving certain of said inputs unused; and a rounding bit generator connected to supply a rounding bit to at least one of said unused inputs in one of said in columns at a bit position to cause said result to be rounded.Type: GrantFiled: June 30, 2006Date of Patent: January 10, 2012Assignee: STMicroelectronics (Research & Development) Ltd.Inventors: Tariq Kurd, Mark O. Homewood
-
Patent number: 7840628Abstract: A combining circuit and method combines a plurality of terms in a multiplier circuit. The combining circuit includes a first circuit, arranged to receive a first set of the plurality of terms and to combine the first set of terms to produce a first combined term set. The combining circuit also includes a second circuit, arranged to receive a second set of the plurality of terms and to combine the second set of terms to produce a second combined term set. The combining circuit further includes a third circuit, arranged to receive the first and second combined term sets and to combine the first and second combined term sets to produce a third combined term set. The combining circuit outputs the first combined term set as a first combination result and the third combined term set as a second combination result.Type: GrantFiled: April 7, 2006Date of Patent: November 23, 2010Assignee: STMicroelectronics (Research & Development) LimitedInventor: Tariq Kurd
-
Patent number: 7730118Abstract: An arithmetic unit for selectively implementing one of a multiply and multiply-accumulate instruction, including a multiplier, addition circuitry, a result register, and accumulator circuitry. The multiplier arranged to receive first and second operands and operable to generate multiplication terms. The addition circuitry for receiving multiplication terms from the multiplier and operable to combine them to generate a multiplication result. The result register for receiving the multiplication result from the adder. The accumulator circuitry connected to receive a value stored in the result register and an accumulate control signal which determines whether the arithmetic unit implements a multiply or a multiply-accumulate instruction.Type: GrantFiled: April 7, 2006Date of Patent: June 1, 2010Assignee: STMicroelectronics (Research & Development) LimitedInventor: Tariq Kurd
-
Publication number: 20090013132Abstract: A cache memory comprises a first set of storage locations for holding syllables and addressable by a first group of addresses; a second set of storage locations for holding syllables and addressable by a second group of addresses; addressing circuitry operable to provide in each addressing cycle a pair of addresses comprising one from the first group and one from the second group, thereby accessing a plurality of syllables from each set of storage locations; and selection circuitry operable to select from said plurality of syllables to output to a processor lane based on whether a required syllable is addressable by an address in the first or second group.Type: ApplicationFiled: July 1, 2008Publication date: January 8, 2009Applicant: STMicroelectronics (Research & Development) LimitedInventor: Tariq Kurd
-
Patent number: 7464129Abstract: The invention provides circuitry for carrying out a square root operation. The circuitry utilizes iteration circuitry for carrying out a plurality of iterations. The iteration circuitry includes a circuit for calculating a root multiple, the root multiple being a multiple of a current quotient value. The root multiple is used by the iteration circuitry to modify a current remainder.Type: GrantFiled: November 8, 2002Date of Patent: December 9, 2008Assignee: STMicroelectronics LimitedInventor: Tariq Kurd