Patents by Inventor Taro Moriya
Taro Moriya has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230290877Abstract: A semiconductor substrate has a first surface, a second surface opposing the first surface, and a trench extending from the second surface toward the first surface. A gate electrode is arranged in the trench and has a lower end located at a bottom of the trench and an upper end opposing the lower end. The upper end is located in a first surface side with respect to the second surface. An n-type source region has a first region having a first concentration, and a second region having a second concentration higher than the first concentration. The first region has a portion located in the first surface side with respect to an upper end of the gate electrode. The second region is located in the second surface side with respect to the upper end of the gate electrode.Type: ApplicationFiled: December 13, 2022Publication date: September 14, 2023Inventor: Taro MORIYA
-
Publication number: 20230246025Abstract: A semiconductor substrate has a first main surface and a second main surface opposite to each other, and includes a substrate body and an epitaxial layer. A first power MOSFET is formed in a first region defined in the semiconductor substrate, and a second power MOSFET is formed in a second region defined in the semiconductor substrate. A thickness of the epitaxial layer in the first region located between a first main surface's first portion and a second main surface's first portion is less than a thickness of the epitaxial layer in the second region located between a first main surface's second portion and a second main surface's second portion.Type: ApplicationFiled: November 28, 2022Publication date: August 3, 2023Inventor: Taro MORIYA
-
Patent number: 11652100Abstract: A semiconductor device has a silicon film for a diode formed on a semiconductor substrate via an insulating film, and first and second wirings formed on an upper layer of the silicon film. The silicon film has a p-type silicon region and a plurality of n-type silicon regions, and each of the plurality of n-type silicon regions is surrounded by the p-type silicon region in a plan view. The p-type silicon region is electrically connected to the first wiring, and the plurality of n-type silicon regions are electrically connected to the second wiring.Type: GrantFiled: May 7, 2021Date of Patent: May 16, 2023Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Hiroyoshi Kudou, Taro Moriya, Satoshi Uchiya
-
Publication number: 20210398969Abstract: A semiconductor device has a silicon film for a diode formed on a semiconductor substrate via an insulating film, and first and second wirings formed on an upper layer of the silicon film. The silicon film has a p-type silicon region and a plurality of n-type silicon regions, and each of the plurality of n-type silicon regions is surrounded by the p-type silicon region in a plan view. The p-type silicon region is electrically connected to the first wiring, and the plurality of n-type silicon regions are electrically connected to the second wiring.Type: ApplicationFiled: May 7, 2021Publication date: December 23, 2021Inventors: Hiroyoshi KUDOU, Taro MORIYA, Satoshi UCHIYA
-
Patent number: 11004749Abstract: A semiconductor device for suppressing a variation in characteristics caused by a current flowing at the time of breakdown is disclosed. The first power MOS transistor Q 1 and the column CLM are formed in the first element region FCM defined in the epitaxial layer NEL, and the second power MOS transistor Q 2 is formed in the second element region RCM. The first power MOS transistor Q 1 includes a first trench gate electrode TGE1, and the second power MOS transistor Q 2 includes a second trench gate electrode TGE2. The depth GDP1 of the first trench gate electrode TGE1 is shallower than the depth GDP2 of the second trench gate electrode TGE2.Type: GrantFiled: September 17, 2019Date of Patent: May 11, 2021Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Taro Moriya, Hiroshi Yanagigawa, Kazuhisa Mori
-
Publication number: 20200126977Abstract: A semiconductor device for suppressing a variation in characteristics caused by a current flowing at the time of breakdown is disclosed. The first power MOS transistor Q 1 and the column CLM are formed in the first element region FCM defined in the epitaxial layer NEL, and the second power MOS transistor Q 2 is formed in the second element region RCM. The first power MOS transistor Q 1 includes a first trench gate electrode TGE1, and the second power MOS transistor Q 2 includes a second trench gate electrode TGE2. The depth GDP1 of the first trench gate electrode TGE1 is shallower than the depth GDP2 of the second trench gate electrode TGE2.Type: ApplicationFiled: September 17, 2019Publication date: April 23, 2020Inventors: Taro MORIYA, Hiroshi YANAGIGAWA, Kazuhisa MORI
-
Patent number: 10529846Abstract: A semiconductor device includes a semiconductor substrate, a gate electrode, and a first contact plug. The semiconductor substrate includes a first surface and a second surface. Over the semiconductor substrate, a source region, a drain region, a drift region, and a body region are formed. A first trench in which the gate electrode is buried is formed in the first surface. The first surface includes an effective region and a peripheral region. The first trench extends from the peripheral region over the effective region along a first direction. The gate electrode includes a portion opposed to and insulated from the body region sandwiched between the source region and the drift region. In the peripheral region, the first contact plug is electrically coupled to the gate electrode buried in the first trench such that its longer side is along the first direction when seen in a plan view.Type: GrantFiled: July 5, 2018Date of Patent: January 7, 2020Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Taro Moriya, Hiroyoshi Kudou, Hiroshi Yanagigawa
-
Publication number: 20190043983Abstract: A semiconductor device includes a semiconductor substrate, a gate electrode, and a first contact plug. The semiconductor substrate includes a first surface and a second surface. Over the semiconductor substrate, a source region, a drain region, a drift region, and a body region are formed. A first trench in which the gate electrode is buried is formed in the first surface. The first surface includes an effective region and a peripheral region. The first trench extends from the peripheral region over the effective region along a first direction. The gate electrode includes a portion opposed to and insulated from the body region sandwiched between the source region and the drift region. In the peripheral region, the first contact plug is electrically coupled to the gate electrode buried in the first trench such that its longer side is along the first direction when seen in a plan view.Type: ApplicationFiled: July 5, 2018Publication date: February 7, 2019Inventors: Taro MORIYA, Hiroyoshi KUDOU, Hiroshi YANAGIGAWA
-
Patent number: 9954095Abstract: To provide a semiconductor device less affected by noise without making a manufacturing process more complicated and increasing a chip area. The device has a semiconductor substrate having first and second surfaces, a first-conductivity-type drain region on the second surface side in the semiconductor substrate, a first-conductivity-type drift region on the first surface side of a substrate region, a second-conductivity-type base region on the first surface side of the drift region, a first-conductivity-type source region on the first surface of the semiconductor substrate sandwiching a base region between the source and drift regions, a gate electrode opposite to and insulated from the base region, a wiring on the first main surface electrically coupled to the source region, and a first conductive film on the first main surface, opposite to and insulated from the wiring, and electrically coupled to the substrate region.Type: GrantFiled: January 8, 2017Date of Patent: April 24, 2018Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Taro Moriya, Hiroyoshi Kudou, Satoshi Uchiya
-
Patent number: 9923091Abstract: An n-channel power MOS transistor having a gate electrode is formed in an element formation region defined in a semiconductor substrate. A p-type guard ring region is formed in a terminal region. A plurality of p-type column regions are formed from the bottom of the p-type base region to a further deeper position. The column region located in the outermost periphery and the p?-type guard ring region are spaced apart from each other by a distance. A gate electrode lead-out portion electrically coupled to the gate electrode is formed in the p?-type guard ring region.Type: GrantFiled: March 10, 2017Date of Patent: March 20, 2018Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Hiroyoshi Kudou, Taro Moriya
-
Publication number: 20170263755Abstract: An n-channel power MOS transistor having a gate electrode is formed in an element formation region defined in a semiconductor substrate. A p-type guard ring region is formed in a terminal region. A plurality of p-type column regions are formed from the bottom of the p-type base region to a further deeper position. The column region located in the outermost periphery and the p?-type guard ring region are spaced apart from each other by a distance. A gate electrode lead-out portion electrically coupled to the gate electrode is formed in the p?-type guard ring region.Type: ApplicationFiled: March 10, 2017Publication date: September 14, 2017Inventors: Hiroyoshi KUDOU, Taro MORIYA
-
Publication number: 20170263753Abstract: To provide a semiconductor device less affected by noise without making a manufacturing process more complicated and increasing a chip area. The device has a semiconductor substrate having first and second surfaces, a first-conductivity-type drain region on the second surface side in the semiconductor substrate, a first-conductivity-type drift region on the first surface side of a substrate region, a second-conductivity-type base region on the first surface side of the drift region, a first-conductivity-type source region on the first surface of the semiconductor substrate sandwiching a base region between the source and drift regions, a gate electrode opposite to and insulated from the base region, a wiring on the first main surface electrically coupled to the source region, and a first conductive film on the first main surface, opposite to and insulated from the wiring, and electrically coupled to the substrate region.Type: ApplicationFiled: January 8, 2017Publication date: September 14, 2017Inventors: Taro MORIYA, Hiroyoshi KUDOU, Satoshi UCHIYA
-
Publication number: 20160027916Abstract: Trenches are formed in a base layer and extend parallel to each other. A gate insulating film is formed on the inner wall of each of multiple trenches. A gate electrode GE is buried in each of the trenches. The source layer is formed in the base layer to a depth less than the base layer. The source layer is disposed between each of the trenches. A second conduction type high concentration layer is formed between the source layer and the trench in a plan view. The trench, the source layer, and the second conduction type high concentration are arranged in this order repetitively in a plan view. One lateral side of the trench faces the source layer and the other lateral side of the trench faces the second conduction type high concentration layer.Type: ApplicationFiled: October 6, 2015Publication date: January 28, 2016Inventors: Hiroaki KATOU, Hiroyoshi KUDOU, Taro MORIYA, Satoshi UCHIYA
-
Patent number: 9184285Abstract: Trenches are formed in a base layer and extend parallel to each other. A gate insulating film is formed on the inner wall of each of multiple trenches. A gate electrode GE is buried in each of the trenches. The source layer is formed in the base layer to a depth less than the base layer. The source layer is disposed between each of the trenches. A second conduction type high concentration layer is formed between the source layer and the trench in a plan view. The trench, the source layer, and the second conduction type high concentration are arranged in this order repetitively in a plan view. One lateral side of the trench faces the source layer and the other lateral side of the trench faces the second conduction type high concentration layer.Type: GrantFiled: March 27, 2013Date of Patent: November 10, 2015Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Hiroaki Katou, Hiroyoshi Kudou, Taro Moriya, Satoshi Uchiya
-
Publication number: 20150228737Abstract: A semiconductor device includes a base region of a second conduction type provided over a drain region of a first conduction type, an outer peripheral well region of a second conduction type provided to cover the outer peripheral end of the base region and having an impurity concentration lower than that of the base region, a buried electrode buried in the semiconductor substrate not to overlap the outer peripheral well region, plural gate electrodes connected to the buried electrode and buried in the substrate such that each of them is adjacent to a source region, a gate interconnect provided over the substrate to overlap a portion of the outer peripheral well region in a plan view and connected to the buried electrode, and a grounding electrode provided over the substrate and connected to a portion of the outer peripheral well region not overlapping the gate interconnect in a plan view.Type: ApplicationFiled: April 16, 2015Publication date: August 13, 2015Inventors: Hiroaki KATOU, Taro MORIYA, Satoshi UCHIYA, Hiroyoshi KUDOU
-
Patent number: 9029953Abstract: A semiconductor device includes a base region of a second conduction type provided over a drain region of a first conduction type, an outer peripheral well region of a second conduction type provided to cover the outer peripheral end of the base region and having an impurity concentration lower than that of the base region, a buried electrode buried in the semiconductor substrate not to overlap the outer peripheral well region, plural gate electrodes connected to the buried electrode and buried in the substrate such that each of them is adjacent to a source region, a gate interconnect provided over the substrate to overlap a portion of the outer peripheral well region in a plan view and connected to the buried electrode, and a grounding electrode provided over the substrate and connected to a portion of the outer peripheral well region not overlapping the gate interconnect in a plan view.Type: GrantFiled: October 23, 2013Date of Patent: May 12, 2015Assignee: Renesas Electronics CorporationInventors: Hiroaki Katou, Taro Moriya, Satoshi Uchiya, Hiroyoshi Kudou
-
Patent number: 8969150Abstract: A trench gate type MISFET and a diode are formed in a semiconductor substrate. First and second trenches are formed in the semiconductor substrate. A gate electrode is formed in the first trench through a gate insulating film. A dummy gate electrode is formed in the second trench through a dummy gate insulating film. A cathode n+-type semiconductor region and an anode p-type semiconductor region are formed in the semiconductor substrate and the second trench is formed so as to surround the n+-type semiconductor region in a planar view. A part of the anode p-type semiconductor region is formed directly below the n+-type semiconductor region, so that a PN junction is formed between the part of the anode p-type semiconductor region and the n+-type semiconductor region. Thereby a diode is formed. The dummy gate electrode is electrically coupled to one of an anode and a cathode.Type: GrantFiled: July 7, 2014Date of Patent: March 3, 2015Assignee: Renesas Electronics CorporationInventors: Hiroaki Katou, Taro Moriya, Hiroyoshi Kudou, Satoshi Uchiya
-
Publication number: 20140322877Abstract: A trench gate type MISFET and a diode are formed in a semiconductor substrate. First and second trenches are formed in the semiconductor substrate. A gate electrode is formed in the first trench through a gate insulating film. A dummy gate electrode is formed in the second trench through a dummy gate insulating film. A cathode n+-type semiconductor region and an anode p-type semiconductor region are formed in the semiconductor substrate and the second trench is formed so as to surround the n+-type semiconductor region in a planar view. A part of the anode p-type semiconductor region is formed directly below the n+-type semiconductor region, so that a PN junction is formed between the part of the anode p-type semiconductor region and the n+-type semiconductor region. Thereby a diode is formed. The dummy gate electrode is electrically coupled to one of an anode and a cathode.Type: ApplicationFiled: July 7, 2014Publication date: October 30, 2014Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Hiroaki KATOU, Taro MORIYA, Hiroyoshi KUDOU, Satoshi UCHIYA
-
Patent number: 8803226Abstract: A trench gate type MISFET and a diode are formed in a semiconductor substrate. First and second trenches are formed in the semiconductor substrate. A gate electrode is formed in the first trench through a gate insulating film. A dummy gate electrode is formed in the second trench through a dummy gate insulating film. A cathode n+-type semiconductor region and an anode p-type semiconductor region are formed in the semiconductor substrate and the second trench is formed so as to surround the n+-type semiconductor region in a planar view. A part of the anode p-type semiconductor region is formed directly below the n+-type semiconductor region, so that a PN junction is formed between the part of the anode p-type semiconductor region and the n+-type semiconductor region. Thereby a diode is formed. The dummy gate electrode is electrically coupled to one of an anode and a cathode.Type: GrantFiled: February 13, 2013Date of Patent: August 12, 2014Assignee: Renesas Electronics CorporationInventors: Hiroaki Katou, Taro Moriya, Hiroyoshi Kudou, Satoshi Uchiya
-
Patent number: 8765361Abstract: A reticle includes a repetition pattern and a peripheral pattern, one of which has a first side in a first direction and the other a second side in the first direction. The first side has a first length that is n times the second length of the second side, where n is an integer equal to or larger than 1. The first pattern has at least one of first misalignment measurement patterns provided at positions distant by a third length and ((the third length)+(n?1).times.(the second length)) from an upper end of the first pattern. The third length is equal to or smaller than the second length. The second pattern has a second misalignment measurement pattern provided at a position distant by the third length from an upper end of the second pattern.Type: GrantFiled: September 14, 2012Date of Patent: July 1, 2014Assignee: Renesas Electronics CorporationInventor: Taro Moriya