Abstract: An arithmetic circuitry includes a first processing circuitry, a second processing circuitry, an adder circuitry, and a saturation logic circuitry. The first processing circuitry divides one input term into blocks each of which being divided for each predetermined digit number, to make a least significant bit of each of the blocks overlap with a most significant bit of the adjacent and low-order block, and calculates a partial product of each of the blocks and the other input term based on Booth recoding in which a sign is controlled when Booth recoding values become ±0. The second processing circuitry simplifies the partial products. The adder circuitry outputs the sum of a result obtained through the simplification and an addition term. The saturation logic circuitry executes saturation processing based on a result outputted by the second processing circuitry and a result outputted by the adder circuitry.

Abstract: An arithmetic circuitry includes a first processing circuitry, a second processing circuitry, an adder circuitry, and a saturation logic circuitry. The first processing circuitry divides one input term into blocks each of which being divided for each predetermined digit number, to make a least significant bit of each of the blocks overlap with a most significant bit of the adjacent and low-order block, and calculates a partial product of each of the blocks and the other input term based on Booth recoding in which a sign is controlled when Booth recoding values become ±0. The second processing circuitry simplifies the partial products. The adder circuitry outputs the sum of a result obtained through the simplification and an addition term. The saturation logic circuitry executes saturation processing based on a result outputted by the second processing circuitry and a result outputted by the adder circuitry.