Patents by Inventor Te-Lin Ping
Te-Lin Ping has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10908975Abstract: A computer system architecture including a first buffer, a second buffer, a sub-system and a CPU is provided. The sub-system carries out a first task to obtain first returned information, stores the first returned information in the first buffer and sets up a first occupancy flag to the first buffer. Next, the sub-system carries out a second task to obtain second returned information, stores the second returned information in the second buffer, and sets up a second occupancy flag to the second buffer. The CPU reads the first returned information and eliminates the first occupancy flag. After the second returned information is stored in the second buffer and the first occupancy flag is eliminated, the sub-system continuously carries out a third task to obtain third returned information, stores the third returned information in the first buffer, and sets up the first occupancy flag to the first buffer.Type: GrantFiled: March 25, 2011Date of Patent: February 2, 2021Assignee: NOVATEK MICROELECTRONICS CORP.Inventors: Te-Lin Ping, Shi-Yen Huang
-
Patent number: 9588880Abstract: An adaptive memory address translation method includes the following steps. Multiple request instructions are received. A memory address corresponding to each request instruction includes a bank address. The memory addresses corresponding to the request instructions are translated, such that the bank addresses corresponding to at least one part of the any two adjacent request instructions are different. A numerical translation is utilized to translate the memory addresses corresponding to the request instructions, such that the memory addresses corresponding to the any two adjacent request instructions have less different bits.Type: GrantFiled: May 26, 2011Date of Patent: March 7, 2017Assignee: NOVATEK MICROELECTRONICS CORP.Inventors: Te-Lin Ping, Han-Chiang Su
-
Patent number: 8966192Abstract: A memory control system includes a first queue unit, a second queue unit, a first transforming unit, a second transforming unit, an arbiter and a control unit. The first queue unit temporarily stores multiple first request instructions. The second queue unit temporarily stores multiple second request instructions. The first transforming unit selectively re-assigns memory addresses corresponding to these first request instructions. The second transforming unit selectively re-assigns memory addresses corresponding to these second request instructions. The arbiter performs immediate scheduling of the one or more first request instructions and the one or more second request instructions to the memory. The control unit compares bandwidths of the one or more first request instructions with bandwidths of the one or more second request instructions, and controls the first transforming unit and the second transforming unit to perform re-assigning operations or not according to compared results.Type: GrantFiled: June 7, 2013Date of Patent: February 24, 2015Assignee: Novatek Microelectronics Corp.Inventors: Te-Lin Ping, I-Huan Huang
-
Publication number: 20130275689Abstract: A memory control system includes a first queue unit, a second queue unit, a first transforming unit, a second transforming unit, an arbiter and a control unit. The first queue unit temporarily stores multiple first request instructions. The second queue unit temporarily stores multiple second request instructions. The first transforming unit selectively re-assigns memory addresses corresponding to these first request instructions. The second transforming unit selectively re-assigns memory addresses corresponding to these second request instructions. The arbiter performs immediate scheduling of the one or more first request instructions and the one or more second request instructions to the memory. The control unit compares bandwidths of the one or more first request instructions with bandwidths of the one or more second request instructions, and controls the first transforming unit and the second transforming unit to perform re-assigning operations or not according to compared results.Type: ApplicationFiled: June 7, 2013Publication date: October 17, 2013Inventors: Te-Lin PING, I-Huan HUANG
-
Patent number: 8499126Abstract: A memory control system includes a first queue unit, a second queue unit, a first transforming unit, a second transforming unit, an arbiter and a control unit. The first queue unit temporarily stores multiple first request instructions. The second queue unit temporarily stores multiple second request instructions. The first transforming unit selectively re-assigns memory addresses corresponding to these first request instructions. The second transforming unit selectively re-assigns memory addresses corresponding to these second request instructions. The arbiter performs immediate scheduling of the first request instructions and the second request instructions to the memory. The control unit compares bandwidths of the first request instructions with bandwidths of the second request instructions, and controls the first transforming unit and the second transforming unit to perform re-assigning operations or not according to compared results.Type: GrantFiled: March 7, 2011Date of Patent: July 30, 2013Assignee: Novatek Microelectronics Corp.Inventors: Te-Lin Ping, I-Huan Huang
-
Patent number: 8171329Abstract: A circuit system periodically checks a system-environment monitor value, and then obtains a system-environment monitor value index corresponding to the system-environment monitor value in the environment-adjustment look-up table. Finally, the circuit system adjusts a signal delay time according to a delay adjustment value corresponding to the system-environment monitor value index.Type: GrantFiled: April 20, 2009Date of Patent: May 1, 2012Assignee: NOVATEK Microelectronics Corp.Inventors: Te-Lin Ping, Yao-Cheng Chuang
-
Publication number: 20110296134Abstract: An adaptive memory address translation method includes the following steps. Multiple request instructions are received. A memory address corresponding to each request instruction includes a bank address. The memory addresses corresponding to the request instructions are translated, such that the bank addresses corresponding to at least one part of the any two adjacent request instructions are different. A numerical translation is utilized to translate the memory addresses corresponding to the request instructions, such that the memory addresses corresponding to the any two adjacent request instructions have less different bits.Type: ApplicationFiled: May 26, 2011Publication date: December 1, 2011Applicant: NOVATEK MICROELECTRONICS CORP.Inventors: Te-Lin PING, Han-Chiang Su
-
Publication number: 20110235722Abstract: A computer system architecture including a first buffer, a second buffer, a sub-system and a CPU is provided. The sub-system carries out a first task to obtain first returned information, stores the first returned information in the first buffer and sets up a first occupancy flag to the first buffer. Next, the sub-system carries out a second task to obtain second returned information, stores the second returned information in the second buffer, and sets up a second occupancy flag to the second buffer. The CPU reads the first returned information and eliminates the first occupancy flag. After the second returned information is stored in the second buffer and the first occupancy flag is eliminated, the sub-system continuously carries out a third task to obtain third returned information, stores the third returned information in the first buffer, and sets up the first occupancy flag to the first buffer.Type: ApplicationFiled: March 25, 2011Publication date: September 29, 2011Applicant: NOVATEK MICROELECTRONICS CORP.Inventors: Te-Lin Ping, Shi-Yen Huang
-
Publication number: 20110219198Abstract: A memory control system includes a first queue unit, a second queue unit, a first transforming unit, a second transforming unit, an arbiter and a control unit. The first queue unit temporarily stores multiple first request instructions. The second queue unit temporarily stores multiple second request instructions. The first transforming unit selectively re-assigns memory addresses corresponding to these first request instructions. The second transforming unit selectively re-assigns memory addresses corresponding to these second request instructions. The arbiter performs immediate scheduling of the first request instructions and the second request instructions to the memory. The control unit compares bandwidths of the first request instructions with bandwidths of the second request instructions, and controls the first transforming unit and the second transforming unit to perform re-assigning operations or not according to compared results.Type: ApplicationFiled: March 7, 2011Publication date: September 8, 2011Applicant: NOVATEK MICROELECTRONICS CORP.Inventors: Te-Lin PING, I-Huan Huang
-
Publication number: 20100299488Abstract: A dynamic memory access method includes following steps. First, many data access commands are received. Each of the data access commands accesses a dynamic memory according to a page address and a bank address. Next, whether an access data to be accessed by the corresponding data access command is an instantaneous data or a non-instantaneous data is determined. Then, the page and bank addresses of each of the data access commands are respectively compared with a previously page and bank addresses at a previous time used for accessing the dynamic memory, such that an address hit status is obtained. Next, a service sequence is generated according to whether each of the data access commands is an instantaneous or instantaneous data and the address hit status of the commands. Finally, each of the data access commands is executed to access the dynamic memory sequentially according to the service sequence.Type: ApplicationFiled: August 3, 2009Publication date: November 25, 2010Applicant: NOVATEK MICROELECTRONICS CORP.Inventors: Te-Lin Ping, I-Huan Huang
-
Publication number: 20100180141Abstract: A circuit system periodically checks a system-environment monitor value, and then obtains a system-environment monitor value index corresponding to the system-environment monitor value in the environment-adjustment look-up table. Finally, the circuit system adjusts a signal delay time according to a delay adjustment value corresponding to the system-environment monitor value index.Type: ApplicationFiled: April 20, 2009Publication date: July 15, 2010Inventors: Te-Lin Ping, Yao-Cheng Chuang
-
Patent number: 7421600Abstract: A power-saving method of continuous display and effective cost in a system that includes memory directly accessed by a CPU and at least one display device within vertical blanking. The method includes the following steps: issuing a Power-saving related message; dropping the Power-saving related message, wherein a Power-saving related flag is not set; setting the Power-saving related flag; setting a VID/FID pending bit in the CPU, wherein the vertical blanking of the display/displays occurs and clearing the Power-saving related flag, wherein the Power-saving related flag is set, and executing a power saving process.Type: GrantFiled: July 29, 2005Date of Patent: September 2, 2008Assignee: Silicon Integrated Systems Corp.Inventor: Te-Lin Ping
-
Publication number: 20070083782Abstract: A Power-saving method, which is able to configure not only the CPU but also the other computer devices, such as the host bus, GUI engine, South Bridge control engine . . . etc., into Power-saving state, has been proposed. The method includes the following steps: issuing a Power-saving related message; dropping the Power-saving related message, wherein a Power-saving related flag is not set; setting the Power-saving related flag; setting a VID/FID pending bit in the CPU, wherein the vertical blanking of the d display/displays occurs and clearing the Power-saving related flag, wherein the Power-saving related flag is set, and executing a power saving process. The Power-saving related flag may be built-in North Bridge, South Bridge or CPU.Type: ApplicationFiled: October 11, 2005Publication date: April 12, 2007Applicant: SILICON INTEGRATED SYSTEMS CORP.Inventor: TE-LIN PING
-
Publication number: 20070067502Abstract: A method for preventing the long latency event in the working procedure of the processor is disclosed, wherein the method comprises one step of checking whether a status happens or not. When the status happens, the processor would release the resource for specific time duration to process other works in order to prevent the long latency event.Type: ApplicationFiled: September 22, 2005Publication date: March 22, 2007Inventor: Te-Lin Ping
-
Publication number: 20070028128Abstract: A power-saving method of continuous display and effective cost in a system that includes memory directly accessed by a CPU and at least one display device within vertical blanking. The method includes the following steps: issuing a Power-saving related message; dropping the Power-saving related message, wherein a Power-saving related flag is not set; setting the Power-saving related flag; setting a VID/FID pending bit in the CPU, wherein the vertical blanking of the d display/displays occurs and clearing the Power-saving related flag, wherein the Power-saving related flag is set, and executing a power saving process.Type: ApplicationFiled: July 29, 2005Publication date: February 1, 2007Inventor: Te-Lin Ping
-
Publication number: 20040078544Abstract: A memory address remapping method is disclosed. The memory address remapping method comprises: providing a cache-related address having a tag, an associative tag, a set index and a block offset; providing a linear operator; performing a linear calculation with a first linear operator input and a second linear operator input to obtain a first output, wherein the first linear operator input is several bits picked from the set index of the cache-related address according to a quantity and a corresponding location of a plurality of bits in the location address of a memory address, such as DDR memory-related address, Rambus memory-related address, etc.Type: ApplicationFiled: October 18, 2002Publication date: April 22, 2004Applicant: SILICON INTEGRATED SYSTEMS CORPORATIONInventors: Ming-Hsien Lee, Te-Lin Ping, Su-Min Liu, Tsan-Hwi Chen
-
Patent number: 6667926Abstract: A memory read/write arbitration method is disclosed. The memory read/write arbitration method, which is utilized in a memory controller for increasing row hit rate and decreasing the delay of memory access, comprises: providing a arbitrator; providing a read request fifo queue having command read requests; providing a write request fifo queue having command write requests; performing a judgment step for generating a priority, wherein the judgment step comprises: performing a first sub-judgment step to determine that a command read request of the command read requests has priority over a command write request of the command write requests, or the command write request can be forwarded to a second sub-judgment step under adaptive first-step conditions; performing the second sub-judgment step to determine the read request has priority over the command write request from the first sub-judgment step, or the command write request from the first sub-judgment has priority over the command read request.Type: GrantFiled: September 9, 2002Date of Patent: December 23, 2003Assignee: Silicon Integrated Systems CorporationInventors: Yi-Hung Chen, Ming-Hsien Lee, Chia-Hsien Chou, Tsan-Hwi Chen, Te-Lin Ping