Patents by Inventor Te-Wei Chen
Te-Wei Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11963295Abstract: Provided are a circuit apparatus, a manufacturing method thereof, and a circuit system. The circuit apparatus includes a flexible circuit board, a flexible packaging material layer and an electronic device. The flexible circuit board has at least one hollow pattern, wherein the flexible circuit board has an inner region and a peripheral region surrounding the inner region, and has a first surface and a second surface opposite to each other. The flexible packaging material layer is disposed in the at least one hollow pattern. The electronic device is disposed on the first surface of the flexible circuit board and electrically connected with the flexible circuit board.Type: GrantFiled: January 27, 2022Date of Patent: April 16, 2024Assignee: Industrial Technology Research InstituteInventors: Hung-Hsien Ko, Yi-Cheng Lu, Heng-Yin Chen, Hao-Wei Yu, Te-Hsun Lin
-
Publication number: 20240120203Abstract: A method includes forming a dummy gate over a semiconductor fin; forming a source/drain epitaxial structure over the semiconductor fin and adjacent to the dummy gate; depositing an interlayer dielectric (ILD) layer to cover the source/drain epitaxial structure; replacing the dummy gate with a gate structure; forming a dielectric structure to cut the gate structure, wherein a portion of the dielectric structure is embedded in the ILD layer; recessing the portion of the dielectric structure embedded in the ILD layer; after recessing the portion of the dielectric structure, removing a portion of the ILD layer over the source/drain epitaxial structure; and forming a source/drain contact in the ILD layer and in contact with the portion of the dielectric structure.Type: ApplicationFiled: March 8, 2023Publication date: April 11, 2024Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Te-Chih HSIUNG, Yun-Hua CHEN, Bing-Sian WU, Yi-Hsuan CHIU, Yu-Wei CHANG, Wen-Kuo HSIEH, Chih-Yuan TING, Huan-Just LIN
-
Publication number: 20230376671Abstract: A neural network based method places flexible blocks on a chip canvas in an integrated circuit (IC) design. The neural network receives an input describing geometric features of a flexible block to be placed on the chip canvas. The geometric features includes an area size and multiple aspect ratios. The neural network generates a probability distribution over locations on the chip canvas and the aspect ratios of the flexible block. Based on the probability distribution, a location on the chip canvas is selected for placing the flexible block with a chosen aspect ratio.Type: ApplicationFiled: May 11, 2023Publication date: November 23, 2023Inventors: Jen-Wei Lee, Yi-Ying Liao, Te-Wei Chen, Yu-Hsiu Lin, Chia-Wei Chen, Chun-Ku Ting, Sheng-Tai Tseng, Ronald Kuo-Hua Ho, Hsin-Chuan Kuo, Chun-Chieh Wang, Ming-Fang Tsai, Chun-Chih Yang, Tai-Lai Tung, Da-Shan Shiu
-
Publication number: 20230261411Abstract: An electronic device and a waterproof member of the electronic device are provided. The electronic device includes a device body, a cable, and a waterproof member. The device body includes a socket. The cable includes a plug unit and a cable body. The plug unit is disposed at one end of the cable body and is adapted to be connected to the socket. The waterproof member is sleeved over at least a portion of the plug unit and includes an elastic material.Type: ApplicationFiled: April 18, 2022Publication date: August 17, 2023Inventors: Te-Wei CHEN, Kai-Hsiang CHOU
-
Publication number: 20230062499Abstract: A method forming a semiconductor package device includes: providing a substrate; forming a flip chip die on a first side on the substrate; and forming a molding compound on the first side of the substrate. The molding compound covers the flip chip die. The method further includes forming a heat sink on the molding compound; and forming a taping layer on a second side of the substrate, wherein the second side is opposite from the first side in a vertical direction. After forming the taping layer, the method further includes performing a pre-cut process and an etching process on the heat sink; and removing the taping layer.Type: ApplicationFiled: January 4, 2022Publication date: March 2, 2023Inventors: Yi-Hung CHIEN, Chun-Ying WANG, Te-Wei CHEN, Hsiu-Yuan CHEN, Bing-Ling WU
-
Patent number: 10859630Abstract: A circuit test method for a test device to test a device under test is provided. The circuit test method includes the steps of applying zero volts to a plurality of power pins of the device under test; applying a test voltage to a first signal pin among a plurality of signal pins of the device under test; and measuring a current on a second signal pin among the plurality of signal pins of the device under test and determining whether there is a leakage current in the device under test.Type: GrantFiled: November 15, 2017Date of Patent: December 8, 2020Assignee: SILICON MOTION, INC.Inventors: Hung-Sen Kuo, Te-Wei Chen, Hung-Sheng Chang, Ming-Wan Kuan
-
Publication number: 20190013292Abstract: The invention introduces a method for wire bonding and testing, performed by wire-bonding equipment, including at least the following steps: providing a substrate and dies, where the substrate has exposed fingers and each die has exposed pads; controlling a motor to hold the substrate by a metal frame, where all the exposed fingers are floating from the metal frame to avoid ESD (electrostatic discharge) fail; and performing a wire bonding to make interconnections between the pads on the dies and the fingers on the substrate to fabricate a semi-finished flash-memory product.Type: ApplicationFiled: January 12, 2018Publication date: January 10, 2019Inventors: Shu-Ying HUANG, Te-Wei CHEN, Hsiu-Yuan CHEN
-
Publication number: 20180259580Abstract: A circuit test method for a test device to test a device under test is provided. The circuit test method includes the steps of applying zero volts to a plurality of power pins of the device under test; applying a test voltage to a first signal pin among a plurality of signal pins of the device under test; and measuring a current on a second signal pin among the plurality of signal pins of the device under test and determining whether there is a leakage current in the device under test.Type: ApplicationFiled: November 15, 2017Publication date: September 13, 2018Inventors: Hung-Sen KUO, Te-Wei CHEN, Hung-Sheng CHANG, Ming-Wan KUAN
-
Patent number: 9991196Abstract: The present invention provides a printed circuit board fabricated by a Non-Plating Process that includes at least one plating bar disposed around at least one package unit of the printed circuit board. The package unit includes at least one ground line, at least one power line and a plurality of signal lines. The ground line has a first contact pad exposed on a surface of the printed circuit board, and at least one of the ground lines is connected to the plating bar. The power line has a second contact pad exposed on the surface, and at least one of the power lines is connected to the neighboring plating bar. The signal line has a third contact pad exposed on the surface.Type: GrantFiled: February 17, 2017Date of Patent: June 5, 2018Assignee: SILICON MOTION, INC.Inventors: Shu-Ying Huang, Te-Wei Chen, Hsiu-Yuan Chen
-
Publication number: 20180082939Abstract: The present invention provides a printed circuit board fabricated by a Non-Plating Process that includes at least one plating bar disposed around at least one package unit of the printed circuit board. The package unit includes at least one ground line, at least one power line and a plurality of signal lines. The ground line has a first contact pad exposed on a surface of the printed circuit board, and at least one of the ground lines is connected to the plating bar. The power line has a second contact pad exposed on the surface, and at least one of the power lines is connected to the neighboring plating bar. The signal line has a third contact pad exposed on the surface.Type: ApplicationFiled: November 27, 2017Publication date: March 22, 2018Inventors: Shu-Ying HUANG, Te-Wei CHEN, Hsiu-Yuan CHEN
-
Publication number: 20170271253Abstract: The present invention provides a printed circuit board fabricated by a Non-Plating Process that includes at least one plating bar disposed around at least one package unit of the printed circuit board. The package unit includes at least one ground line, at least one power line and a plurality of signal lines. The ground line has a first contact pad exposed on a surface of the printed circuit board, and at least one of the ground lines is connected to the plating bar. The power line has a second contact pad exposed on the surface, and at least one of the power lines is connected to the neighboring plating bar. The signal line has a third contact pad exposed on the surface.Type: ApplicationFiled: February 17, 2017Publication date: September 21, 2017Inventors: Shu-Ying HUANG, Te-Wei CHEN, Hsiu-Yuan CHEN
-
Patent number: 9696318Abstract: The present invention provides a hydrophilic film that causes a liquid to diffuse rapidly in a single direction. The hydrophilic film comprises a substrate having a texture of parallel sunken and raised patterns, and a hydrophilic coat comprising a coat of silicon dioxide particles. The present invention also provides a method for preparing the hydrophilic film. The method comprises: preparing an aqueous dispersion of silicon dioxide particles, wherein the average size of the silicon dioxide particles is 1 to 60 nm, and the concentration of the silicon dioxide particles is 0.05% to 15% by weight; coating the aqueous dispersion of silicon dioxide particles on a substrate, wherein the substrate has a texture of parallel sunken and raised patterns; and drying the substrate coated with the aqueous dispersion of silicon dioxide particles.Type: GrantFiled: September 12, 2013Date of Patent: July 4, 2017Assignee: 3M Innovative Properties CompanyInventors: Te-Wei Chen, Huang Chin Hung, Naiyong Jing
-
Patent number: 9312691Abstract: The present invention provides an ESD protection circuit including a discharge transistor, a first switch, a second switch, a third switch and a fourth switch. The discharge transistor forms a discharge path between a first voltage terminal and a second voltage terminal. The first switch selectively provides voltage at the first voltage terminal to a control terminal of the discharge transistor. The second switch selectively provides voltage at the second voltage terminal to the control terminal of the discharge transistor. The third switch selectively provides voltage at the first voltage terminal to a substrate of the discharge transistor. The fourth switch selectively provides voltage at second voltage terminal to the substrate of the discharge transistor.Type: GrantFiled: June 27, 2014Date of Patent: April 12, 2016Assignee: SILICON MOTION, INC.Inventor: Te-Wei Chen
-
Publication number: 20150241441Abstract: The present invention provides a hydrophilic film that causes a liquid to diffuse rapidly in a single direction. The hydrophilic film comprises a substrate having a texture of parallel sunken and raised patterns, and a hydrophilic coat comprising a coat of silicon dioxide particles. The present invention also provides a method for preparing the hydrophilic film. The method comprises: preparing an aqueous dispersion of silicon dioxide particles, wherein the average size of the silicon dioxide particles is 1 to 60 nm, and the concentration of the silicon dioxide particles is 0.05% to 15% by weight; coating the aqueous dispersion of silicon dioxide particles on a substrate, wherein the substrate has a texture of parallel sunken and raised patterns; and drying the substrate coated with the aqueous dispersion of silicon dioxide particles.Type: ApplicationFiled: September 12, 2013Publication date: August 27, 2015Inventors: Te-Wei Chen, Huang Chin Hung, Naiyong Jing
-
Publication number: 20150098159Abstract: The present invention provides an ESD protection circuit including a discharge transistor, a first switch, a second switch, a third switch and a fourth switch. The discharge transistor forms a discharge path between a first voltage terminal and a second voltage terminal. The first switch selectively provides voltage at the first voltage terminal to a control terminal of the discharge transistor. The second switch selectively provides voltage at the second voltage terminal to the control terminal of the discharge transistor. The third switch selectively provides voltage at the first voltage terminal to a substrate of the discharge transistor. The fourth switch selectively provides voltage at second voltage terminal to the substrate of the discharge transistor.Type: ApplicationFiled: June 27, 2014Publication date: April 9, 2015Inventor: Te-Wei CHEN
-
Patent number: 8314496Abstract: A semiconductor device and an inductor are provided. The semiconductor device includes a top level interconnect metal layer (Mtop) pattern. A below-to-top level interconnect metal layer (Mtop?1) pattern is disposed directly below the top level interconnect metal layer pattern. A first via plug pattern is vertically disposed between the top level interconnect metal layer pattern and the below-to-top level interconnect metal layer pattern, electrically connected to the top level interconnect metal layer pattern and the below-to-top level interconnect metal layer pattern. The top level interconnect metal layer pattern, the below-to-top level interconnect metal layer pattern and the first via plug pattern have profiles parallel with each other from a top view.Type: GrantFiled: August 31, 2009Date of Patent: November 20, 2012Assignee: Silicon Motion, Inc.Inventor: Te-Wei Chen
-
Patent number: 8264479Abstract: A display control device for a flat panel display is provided and includes a display controller and a timing controller. The display controller is provided for receiving an input signal and generating a display signal and a plurality of timing signals corresponding to the display signal. The timing controller includes a timing control unit and a data processing unit. The timing control unit is coupled to the display controller for providing a plurality of control signals required for the flat panel display. The data processing unit is incorporated into the display controller in a first integrated circuit chip for receiving the display signal and generating a plurality of output signals in synchronization with the timing signals. The output signals are output to the flat panel display through a predetermined interface.Type: GrantFiled: April 16, 2009Date of Patent: September 11, 2012Assignee: Mediatek Inc.Inventor: Te-Wei Chen
-
Patent number: 8217494Abstract: The invention provides an electrostatic discharge (ESD) protection device having an ESD path between a first circuit and a second circuit. The electrostatic discharge protection device includes a first doped region having a first conductive type. A first well has a second conductive type opposite to the first conductive type. A second doped region and a third doped region are in the first well, respectively having the first and second conductive types. The first doped region is coupled to a power supply terminal or a ground terminal of the first circuit, and the second and third doped regions are both coupled to a power supply terminal or a ground terminal of the second circuit, respectively.Type: GrantFiled: June 14, 2010Date of Patent: July 10, 2012Assignee: Silicon Motion, Inc.Inventor: Te-Wei Chen
-
Publication number: 20110089535Abstract: The invention provides an electrostatic discharge (ESD) protection device having an ESD path between a first circuit and a second circuit. The electrostatic discharge protection device includes a first doped region having a first conductive type. A first well has a second conductive type opposite to the first conductive type. A second doped region and a third doped region are in the first well, respectively having the first and second conductive types. The first doped region is coupled to a power supply terminal or a ground terminal of the first circuit, and the second and third doped regions are both coupled to a power supply terminal or a ground terminal of the second circuit, respectively.Type: ApplicationFiled: June 14, 2010Publication date: April 21, 2011Applicant: SILICON MOTION, INC.Inventor: Te-Wei Chen
-
Patent number: 7924039Abstract: The present invention relates to a self-cleaning package testing socket, which comprises a base plate, a surround wall is configured on the periphery of the base plate and surrounding with a central testing tank inside. Two transversal channels respectively disposed at two opposite sides of the surround wall. Each transversal channel comprises a nozzle tube between inlet and outlet; the nozzle tube radially connects two bypass pipes. Herewith, the testing tank through the bypass pipes connected to the nozzle tubes of the transversal channels. Hence, when passing air into one end of the each transversal channel, it will cause the airflow rate inside the nozzle tube to speed up, so that the pressure inside the bypass pipes will reduce, and the testing tank results a vacuum-clean effect. Therefore, the present invention can be on-line self-cleaning the test socket.Type: GrantFiled: November 20, 2009Date of Patent: April 12, 2011Assignee: King Yuan Electronics Co., Ltd.Inventors: Te Wei Chen, Kuan Chin Lu