Patents by Inventor Terrence B. McDaniel
Terrence B. McDaniel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240079369Abstract: This document discloses techniques, apparatuses, and systems for connecting semiconductor dies through traces. A semiconductor assembly is described that includes two semiconductor dies. The first semiconductor die includes a first dielectric layer at which first circuitry is disposed. The second semiconductor die includes a second dielectric layer at which second circuitry is disposed. One or more traces extend from a side surface of the first dielectric layer and at a side surface of the second dielectric layer to electrically couple the first circuitry and the second circuitry. In doing so, rigid connective structures may not be needed to couple the first semiconductor die and the second semiconductor die.Type: ApplicationFiled: September 6, 2022Publication date: March 7, 2024Inventors: Terrence B. McDaniel, Bret K. Street, Wei Zhou, Kyle K. Kirby, Amy R. Griffin, Thiagarajan Raman, Jaekyu Song
-
Publication number: 20240071968Abstract: This document discloses techniques, apparatuses, and systems for semiconductor device interconnects formed through volumetric expansion. A semiconductor assembly is described that includes two semiconductor dies. The first semiconductor die and the second semiconductor die are bonded at a dielectric layer of the first semiconductor die and a dielectric layer of the second semiconductor die to create one or more interconnect openings. The first semiconductor die includes a reservoir of conductive material located adjacent to the one or more interconnect openings and having a width greater than a width of the one or more interconnect openings. The reservoir of conductive material is heated to volumetrically expand the reservoir of conductive material through the one or more interconnect openings to form one or more interconnects electrically coupling the first semiconductor die and the second semiconductor die. In this way, a connected semiconductor device may be assembled.Type: ApplicationFiled: May 19, 2023Publication date: February 29, 2024Inventors: Kyle K. Kirby, Terrence B. McDaniel, Wei Zhou
-
Publication number: 20240071989Abstract: This document discloses techniques, apparatuses, and systems for semiconductor device circuitry formed from remote reservoirs. A semiconductor assembly includes a first semiconductor die with a layer of dielectric material having an opening. The first semiconductor die further includes a reservoir of conductive material having a first portion located adjacent to the opening, a second portion remote from the opening, and a third portion coupling the first portion and the second portion. A second semiconductor die includes a layer of dielectric material and a contact pad corresponding to the opening. The reservoir of conductive material is heated to volumetrically expand the second portion into the third portion, the third portion into the first portion, and the first portion through the opening to form an interconnect electrically coupling the first semiconductor die and the second semiconductor die at the contact pad. In this way, a connected semiconductor device may be assembled.Type: ApplicationFiled: August 23, 2023Publication date: February 29, 2024Inventors: Kyle K. Kirby, Terrence B. McDaniel
-
Publication number: 20240071823Abstract: A semiconductor assembly is described that includes a semiconductor die having first circuitry. The semiconductor die further includes second circuitry with a reservoir of conductive material and an interlayer dielectric having one or more openings between the first circuitry and the reservoir of conductive material. The reservoir of conductive material is heated effective to cause the reservoir of conductive material to volumetrically expand through the one or more openings to create one or more vias that electrically couples the first circuitry and the reservoir of conductive material. In doing so, a connected semiconductor device may be assembled.Type: ApplicationFiled: August 23, 2023Publication date: February 29, 2024Inventors: Kyle K. Kirby, Terrence B. McDaniel
-
Patent number: 11915777Abstract: Some embodiments include an integrated assembly having first and second source/drain regions laterally offset from one another. Metal silicide is adjacent to lateral surfaces of the source/drain regions. Metal is adjacent to the metal silicide. Container-shaped first and second capacitor electrodes are coupled to the source/drain regions through the metal silicide and the metal. Capacitor dielectric material lines interior surfaces of the container-shaped first and second capacitor electrodes, A shared capacitor electrode extends vertically between the first and second capacitor electrodes, and extends into the lined first and second capacitor electrodes. Some embodiments include methods of forming integrated assemblies.Type: GrantFiled: February 10, 2022Date of Patent: February 27, 2024Assignee: Micron Technology, Inc.Inventors: Che-Chi Lee, Terrence B. McDaniel, Kehao Zhang, Albert P. Chan, Clement Jacob, Luca Fumagalli, Vinay Nair
-
Publication number: 20240063094Abstract: A semiconductor device includes a semiconductor substrate including a cavity and a peripheral region surrounding the cavity. The peripheral region includes a first surface and a second surface opposite the first surface. The cavity extends from the first surface partially through the semiconductor substrate to a third surface. The third surface is parallel to the first surface and is located between the first surface and the second surface. The semiconductor device also includes a plurality of through-silicon vias (TSVs) extending between the first surface and the third surface.Type: ApplicationFiled: August 19, 2022Publication date: February 22, 2024Inventors: Terrence B. McDaniel, Kunal R. Parekh, Wei Zhou
-
Publication number: 20240063207Abstract: Methods of making a semiconductor device assembly are provided. The methods can comprise providing a first semiconductor device having a first dielectric material at a first surface, providing a carrier wafer having a second dielectric material at a second surface, and forming a dielectric-dielectric bond between the first dielectric material and the second dielectric material. At least one of the first surface and the second surface includes a cavity configured to entrap a gas during the formation of the bond. The method can further include stacking one or more second semiconductor devices over the first semiconductor device to form the semiconductor device assembly, and removing the semiconductor device assembly from the carrier wafer.Type: ApplicationFiled: August 19, 2022Publication date: February 22, 2024Inventors: Wei Zhou, Bret K. Street, Terrence B. McDaniel, Amy R. Griffin, Kyle K. Kirby, Thiagarajan Raman
-
Publication number: 20240063068Abstract: A semiconductor device assembly comprises a package substrate including (i) an upper surface having a plurality of internal contacts, (ii) a lower surface having a plurality of external contacts coupled to the plurality of internal contacts, and (iii) a cavity extending into the package substrate. The assembly further comprises a stack of first semiconductor devices disposed in the cavity, an uppermost first semiconductor device of the stack having a plurality of stack contacts, and an interposer including (i) a bottom surface having a first plurality of lower contacts coupled to the plurality of stack contacts and a second plurality of lower contacts coupled to the plurality of internal contacts, and (ii) a top surface having a plurality of upper contacts coupled to the first and second pluralities of lower contacts. The assembly further comprises a second semiconductor device including a plurality of die contacts coupled to the plurality of upper contacts.Type: ApplicationFiled: August 19, 2022Publication date: February 22, 2024Inventors: Kunal R. Parekh, Bret K. Street, Terrence B. McDaniel, Jaekyu Song
-
Publication number: 20240064972Abstract: Some embodiments include apparatuses and methods of forming the apparatuses. One of the apparatuses includes data lines; first structures located in a first region, electrically separated from each other, and including first conductive contacts coupled to the data lines; second conductive contacts located in the first region and coupled to memory elements of the apparatus; second structures located in a second region, electrically separated from each other, and including respective gates of transistors in the second region; a first dielectric material formed in the second region and including a first portion and a second portion, the first portion formed at a first side of a structure among the second structures, the second portion formed at a second side first of the structure; and a second dielectric material formed over the first structures and the second structure. A portion of the second dielectric material contacts the first portion of the first dielectric material.Type: ApplicationFiled: August 22, 2022Publication date: February 22, 2024Inventors: Si-Woo Lee, Terrence B. Mcdaniel, Guangjun Yang, Vinay Nair
-
Publication number: 20240038588Abstract: A method of forming a microelectronic device comprises forming interlayer dielectric material over a base structure comprising semiconductive structures separated from one another by insulative structures. Sacrificial line structures separated from one another by trenches are formed over the interlayer dielectric material. The sacrificial line structures horizontally overlap some of the semiconductive structures, and the trenches horizontally overlap some other of the semiconductive structures. Plug structures are formed within horizontal areas of the trenches and extend through the interlayer dielectric material and into the some other of the semiconductive structures. The sacrificial line structures are replaced with additional trenches. Conductive contact structures are formed within horizontal areas of the additional trenches and extend through the interlayer dielectric material and into the some of the semiconductive structures.Type: ApplicationFiled: July 27, 2022Publication date: February 1, 2024Inventors: Terrence B. McDaniel, Vinay Nair, Russell A. Benson, Christopher W. Petz, Si-Woo Lee, Silvia Borsari, Ping Chieh Chiang, Luca Fumagalli
-
Publication number: 20240040775Abstract: A method of forming a microelectronic device comprises forming a first microelectronic device structure comprising a first semiconductor structure, a first isolation material over the first semiconductor structure, and first conductive routing structures over the first semiconductor structure and surrounded by the first isolation material. A second microelectronic device structure comprising a second semiconductor structure and a second isolation material over the second semiconductor structure is formed. The second isolation material is bonded to the first isolation material to attach the second microelectronic device structure to the first microelectronic device structure. Memory cells comprising portions of the second semiconductor structure are formed after attaching the second microelectronic device structure to the first microelectronic device structure. Control logic devices including transistors comprising portions of the first semiconductor structure are formed after forming the memory cells.Type: ApplicationFiled: September 29, 2023Publication date: February 1, 2024Inventors: Fatma Arzum Simsek-Ege, Kunal R. Parekh, Terrence B. McDaniel, Beau D. Barry
-
Publication number: 20230345708Abstract: Methods, apparatuses, and systems related to a sense line and cell contact for a semiconductor structure are described. An example apparatus includes a first source/drain region and a second source/drain region, where the first source/drain region and the second source/drain region are separated by a channel, a gate opposing the channel, a sense line material coupled to the first source/drain region by a cell contact, where the cell contact is made from a combination of a first polysilicon material and a second polysilicon material, and a storage node coupled to the second source/drain region.Type: ApplicationFiled: April 26, 2022Publication date: October 26, 2023Inventors: Kuo-Chen Wang, Terrence B. McDaniel, Russell A. Benson, Vinay Nair
-
Patent number: 11785764Abstract: A method of forming a microelectronic device comprises forming a first microelectronic device structure comprising a first semiconductor structure, a first isolation material over the first semiconductor structure, and first conductive routing structures over the first semiconductor structure and surrounded by the first isolation material. A second microelectronic device structure comprising a second semiconductor structure and a second isolation material over the second semiconductor structure is formed. The second isolation material is bonded to the first isolation material to attach the second microelectronic device structure to the first microelectronic device structure. Memory cells comprising portions of the second semiconductor structure are formed after attaching the second microelectronic device structure to the first microelectronic device structure. Control logic devices including transistors comprising portions of the first semiconductor structure are formed after forming the memory cells.Type: GrantFiled: June 30, 2021Date of Patent: October 10, 2023Assignee: Micron Technology, Inc.Inventors: Fatma Arzum Simsek-Ege, Kunal R. Parekh, Terrence B. McDaniel, Beau D. Barry
-
Publication number: 20230014320Abstract: An array of vertical transistors comprises spaced pillars of individual vertical transistors that individually comprise an upper source/drain region, a lower source/drain region, and a channel region vertically there-between. The upper source/drain region comprises a conductor oxide material in individual of the pillars. The channel region comprises an oxide semiconductor material in the individual pillars. The lower source/drain region comprises a first conductive oxide material in the individual pillars atop and directly against a second conductive oxide material in the individual pillars. Horizontally-elongated and spaced conductor lines individually interconnect a respective multiple of the vertical transistors in a column direction. The conductor lines individually comprise the second conductive oxide material atop and directly against metal material. The first conductive oxide material, the second conductive oxide material, and the metal material comprise different compositions relative one another.Type: ApplicationFiled: September 19, 2022Publication date: January 19, 2023Applicant: Micron Technology, Inc.Inventors: Yi Fang Lee, Jaydip Guha, Lars P. Heineck, Kamal M. Karda, Si-Woo Lee, Terrence B. McDaniel, Scott E. Sills, Kevin J. Torek, Sheng-Wei Yang
-
Publication number: 20230005932Abstract: A method of forming a microelectronic device comprises forming a first microelectronic device structure comprising a first semiconductor structure, a first isolation material over the first semiconductor structure, and first conductive routing structures over the first semiconductor structure and surrounded by the first isolation material. A second microelectronic device structure comprising a second semiconductor structure and a second isolation material over the second semiconductor structure is formed. The second isolation material is bonded to the first isolation material to attach the second microelectronic device structure to the first microelectronic device structure. Memory cells comprising portions of the second semiconductor structure are formed after attaching the second microelectronic device structure to the first microelectronic device structure. Control logic devices including transistors comprising portions of the first semiconductor structure are formed after forming the memory cells.Type: ApplicationFiled: June 30, 2021Publication date: January 5, 2023Inventors: Fatma Arzum Simsek-Ege, Kunal R. Parekh, Terrence B. McDaniel, Beau D. Barry
-
Publication number: 20220358971Abstract: Some embodiments include an integrated assembly having first and second source/drain regions laterally offset from one another. Metal silicide is adjacent to lateral surfaces of the source/drain regions. Metal is adjacent to the metal silicide. Container-shaped first and second capacitor electrodes are coupled to the source/drain regions through the metal silicide and the metal. Capacitor dielectric material lines interior surfaces of the container-shaped first and second capacitor electrodes, A shared capacitor electrode extends vertically between the first and second capacitor electrodes, and extends into the lined first and second capacitor electrodes. Some embodiments include methods of forming integrated assemblies.Type: ApplicationFiled: February 10, 2022Publication date: November 10, 2022Applicant: Micron Technology, Inc.Inventors: Che-Chi Lee, Terrence B. McDaniel, Kehao Zhang, Albert P. Chan, Clement Jacob, Luca Fumagalli, Vinay Nair
-
Patent number: 11488981Abstract: An array of vertical transistors comprises spaced pillars of individual vertical transistors that individually comprise an upper source/drain region, a lower source/drain region, and a channel region vertically there-between. The upper source/drain region comprises a conductor oxide material in individual of the pillars. The channel region comprises an oxide semiconductor material in the individual pillars. The lower source/drain region comprises a first conductive oxide material in the individual pillars atop and directly against a second conductive oxide material in the individual pillars. Horizontally-elongated and spaced conductor lines individually interconnect a respective multiple of the vertical transistors in a column direction. The conductor lines individually comprise the second conductive oxide material atop and directly against metal material. The first conductive oxide material, the second conductive oxide material, and the metal material comprise different compositions relative one another.Type: GrantFiled: July 21, 2020Date of Patent: November 1, 2022Assignee: Micron Technology, Inc.Inventors: Yi Fang Lee, Jaydip Guha, Lars P. Heineck, Kamal M. Karda, Si-Woo Lee, Terrence B. McDaniel, Scott E. Sills, Kevin J. Torek, Sheng-Wei Yang
-
Publication number: 20220246736Abstract: A microelectronic device comprises a conductive structure, a metal nitride material, and a metal silicide material. The conductive structure comprises a first portion having a first width, and a second portion under the first portion and extending into a semiconductive material. The second portion has a tapered profile defining additional widths varying from the first width at an upper boundary of the second portion to a second width less than the first width at a lower boundary of the second portion. The metal nitride material substantially surrounds outer surfaces of the first portion and the second portion of the conductive structure. The metal silicide material substantially covers outer surfaces of the metal nitride material within vertical boundaries of the second portion of the conductive structure. Related methods, memory devices, and electronic systems are also described.Type: ApplicationFiled: February 4, 2021Publication date: August 4, 2022Inventors: Sandeep Ramasamudra Suresha, Terrence B. McDaniel
-
Patent number: 11393908Abstract: A microelectronic device comprises a conductive structure, a metal nitride material, and a metal silicide material. The conductive structure comprises a first portion having a first width, and a second portion under the first portion and extending into a semiconductive material. The second portion has a tapered profile defining additional widths varying from the first width at an upper boundary of the second portion to a second width less than the first width at a lower boundary of the second portion. The metal nitride material substantially surrounds outer surfaces of the first portion and the second portion of the conductive structure. The metal silicide material substantially covers outer surfaces of the metal nitride material within vertical boundaries of the second portion of the conductive structure. Related methods, memory devices, and electronic systems are also described.Type: GrantFiled: February 4, 2021Date of Patent: July 19, 2022Assignee: Micron Technology, Inc.Inventors: Sandeep Ramasamudra Suresha, Terrence B. McDaniel
-
Patent number: 11309315Abstract: Systems, methods, and apparatuses are provided for digit line formation for horizontally oriented access devices.Type: GrantFiled: July 30, 2020Date of Patent: April 19, 2022Assignee: Micron Technology, Inc.Inventors: Terrence B. McDaniel, Si-Woo Lee, Vinay Nair, Luca Fumagalli