Patents by Inventor Terry C. Coughlin, Jr.
Terry C. Coughlin, Jr. has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7257781Abstract: A method, apparatus and computer program product are provided for implementing application specific integrated circuit (ASIC) designs having high performance and reduced leakage current. Standard voltage threshold (SVT) circuits in a SVT circuit library are identified. For each SVT circuit, each SVT PFET is replaced with a low voltage threshold (LVT) PFET to provide a hybrid alternate voltage threshold (AVT) circuit. Then the AVT circuits are saved in an alternate voltage threshold circuit library. The AVT circuit library provides enhanced performance as compared to the SVT circuit library without the high leakage current resulting from a LVT circuit library.Type: GrantFiled: January 20, 2004Date of Patent: August 14, 2007Assignee: International Business Machines CorporationInventor: Terry C. Coughlin, Jr.
-
Patent number: 7098523Abstract: A decoupling capacitor includes a fixed resistance in series with the capacitor, the resistance formed by contacts connecting a polysilicon layer to metal and a diffusion layer to metal; the contacts being of location and quantity sufficient for limiting defect current while allowing the capacitor to function at high frequency. N pairs of contacts in at least two sets of contacts are separated by a distance K sufficient to achieve a leakage limiting resistance of R and a bandwidth limiting resistance of R/2.Type: GrantFiled: December 11, 2003Date of Patent: August 29, 2006Assignee: International Business Machines CorporationInventors: David Jia Chen, Terry C. Coughlin, Jr.
-
Patent number: 6922074Abstract: A method of, and a circuit for, impedance control. The method comprises the steps of providing an input/output cell having a controllable input/output impedance, providing a reference cell including a node having a variable voltage, and comparing the voltage of the node to a reference voltage. The voltage of the node is adjusted during a defined period and according to a defined procedure, and during that defined period, a digital signal is generated. That digital signal is transmitted to the input/output cell to adjust the input/output impedance. Preferably, the circuit is embodied as a digital controller designed as a synthesized core or macro. The advantage of this implementation is that it never has to be redesigned in future technologies. The digital controller may be carried over to future technologies in the form of VHDL code, which is pure logic and independent of technology.Type: GrantFiled: February 7, 2002Date of Patent: July 26, 2005Assignee: International Business Machines CorporationInventors: Terry C. Coughlin, Jr., Geoffrey Wang
-
Patent number: 6504418Abstract: A high voltage tolerant CMOS input/output interface circuit. In this circuit, a process feature called “dual-gate” or “thick-oxide” process is used on any devices that will be exposed to high voltage. The thick-oxide devices have a larger capacitance and lower bandwidth, and therefore, preferably, they are only used where exposure to high voltage can cause damage. The remaining devices on the interface circuit may all use a standard process with the thinner oxide, allowing the I/O and the core IC to run at maximum speed. The circuit design topology also limits the number of devices that are exposed to high voltage. Preferably, the protection scheme is broken down into two parts: the driver and receiver.Type: GrantFiled: September 12, 2000Date of Patent: January 7, 2003Assignee: International Business Machines CorporationInventor: Terry C. Coughlin, Jr.
-
Patent number: 6493257Abstract: A state saving circuit and method for using the same. The circuit comprises a first latch powered by an uninterrupted power supply, wherein the first latch includes a first pair of cross coupled inverters for storing data, and includes an input cut-off control for isolating the data in the first pair of cross coupled inverters; a second latch coupled to an output of the first latch and powered by an interruptible power supply, wherein the second latch includes a second pair of cross coupled inverters and a clock input for latching the data from the first latch to the second latch; and wherein an interruption of power to the second latch results in a state being saved in the first latch.Type: GrantFiled: March 27, 2002Date of Patent: December 10, 2002Assignee: International Business Machines CorporationInventors: Terry C. Coughlin, Jr., Roger P. Gregor, Steven F. Oakland, Douglas W. Stout
-
Patent number: 6441670Abstract: Receiver circuit providing interface between a legacy system sourcing logic signals including high logic level signals at first voltage levels to semiconductor IC devices operating at second voltage levels, wherein the first voltage levels are greater than the second voltage levels.Type: GrantFiled: August 15, 2001Date of Patent: August 27, 2002Assignee: International Business Machines CorporationInventors: Terry C. Coughlin, Jr., Joseph M. Milewski, Akio Miyoshi, Loc Khac Nguyen
-
Patent number: 6362653Abstract: A high voltage tolerant receiver that matches a voltage drop across an NFET pass-gate at the input to the receiver with a voltage drop across a semiconductor device, formatted as a diode, and connected between an input stage and an input stage voltage supply source.Type: GrantFiled: February 6, 2001Date of Patent: March 26, 2002Assignee: International Business Machines CorporationInventors: Terry C. Coughlin, Jr., Joseph M. Milewski, Loc K. Nguyen, Douglas W. Stout
-
Patent number: 6335637Abstract: The protection circuit of the present invention addresses the problem of indeterminate logic levels caused by loss of one of the power supplies in a two-power-supply CMOS integrated circuit. The circuit of the present invention replaces the typical scheme of power supply sequencing to fix the problem. The circuit disclosed herein detects the state of the core voltage and disables the output drivers when the core voltage is detected as being off. The disabled drivers are put into a high impedance state, thereby eliminating the potential for damage and eliminating the need for power supply sequencing. The invention also protects against the sudden loss of the integrated circuit core voltage, VDD, power supply during normal operation.Type: GrantFiled: April 3, 2000Date of Patent: January 1, 2002Assignee: International Business Machines CorporationInventors: Anthony Correale, Jr., Terry C. Coughlin, Jr., David W. Stout
-
Patent number: 6262599Abstract: A low power CMOS bidirectional I/O buffer that translates low voltage core logic level signals into the higher voltage logic level signals. A first predrive stage is provided, comprising buffers (e.g., CMOS inverters) for tuning and balancing the circuit and the core signal combining circuit of a second predrive stage, thereby enabling IC designers to reduce the size of transistors in the level-shifting stage and providing more flexibility in the tuning of the predrive circuitry to synchronize or balance the logical transitions of the complementary transistors of the output driving stage. The invention provides a faster balanced level-shifting output buffer which enables higher frequency operation.Type: GrantFiled: April 6, 2000Date of Patent: July 17, 2001Assignee: International Business Machines CorporationInventors: Terry C. Coughlin, Jr., William F. Lawson, Joseph M. Milewski
-
Patent number: 6181193Abstract: A high voltage tolerant CMOS input/output interface circuit. In this circuit, a process feature called “dual-gate” or “thick-oxide” process is used on any devices that will be exposed to high voltage. The thick-oxide devices have a larger capacitance and lower bandwidth, and therefore, preferably, they are only used where exposure to high voltage can cause damage. The remaining devices on the interface circuit may all use a standard process with the thinner oxide, allowing the I/O and the core IC to run at maximum speed. The circuit design topology also limits the number of devices that are exposed to high voltage. Preferably, the protection scheme is broken down into two parts: the driver and receiver.Type: GrantFiled: October 8, 1999Date of Patent: January 30, 2001Assignee: International Business Machines CorporationInventor: Terry C. Coughlin, Jr.
-
Patent number: 5508645Abstract: A signal detector circuit in a data receiver including a programmable hysteresis circuit for setting and detecting the presence of both a threshold minimum data signal level and a reset signal level higher than the minimum signal level.Type: GrantFiled: March 28, 1995Date of Patent: April 16, 1996Assignee: International Business Machines CorporationInventors: Gregg R. Castellucci, Terry C. Coughlin, Jr.