Patents by Inventor Teruhiko Saitou
Teruhiko Saitou has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7679411Abstract: A reset signal generation circuit for generating a reset signal synchronously or asynchronously to a clock signal in accordance with an operation state. An operation detection circuit detects operation of a CPU and generates an operation detection signal. A signal control circuit generates a first reset signal synchronously or asynchronously to an internal clock signal based on the operation detection signal and a system reset signal. The first reset signal is provided to synchronous circuits including the CPU.Type: GrantFiled: October 17, 2008Date of Patent: March 16, 2010Assignee: Fujitsu Microelectronics LimitedInventors: Katsuhiko Sakai, Atsuhiro Sengoku, Teruhiko Saitou
-
Patent number: 7518390Abstract: A semiconductor integrated circuit device has a pair of oscillator terminals that is respectively provided with two oscillation signals having phases opposite to each other. An oscillator circuit provides an internal circuit with a system clock signal based on the oscillation signals. A mode detection circuit detects that the pair of oscillator terminals is respectively provided with two input signals having the same phase, and provides a test circuit with a detection signal. The test circuit sets a test mode according to the detection signal, and provides the internal circuit with a predetermined test signal. By setting the test mode using a pair of external terminals, an increase in the number of external terminals of the semiconductor integrated circuit device can be prevented.Type: GrantFiled: June 5, 2006Date of Patent: April 14, 2009Assignee: Fujitsu Microelectronics LimitedInventors: Teruhiko Saitou, Akihiro Ogasawara, Atsuhiro Sengoku
-
Publication number: 20090079476Abstract: A reset signal generation circuit for generating a reset signal synchronously or asynchronously to a clock signal in accordance with an operation state. An operation detection circuit detects operation of a CPU and generates an operation detection signal. A signal control circuit generates a first reset signal synchronously or asynchronously to an internal clock signal based on the operation detection signal and a system reset signal. The first reset signal is provided to synchronous circuits including the CPU.Type: ApplicationFiled: October 17, 2008Publication date: March 26, 2009Applicant: FUJITSU LIMITEDInventors: Katsuhiko Sakai, Atsuhiro Sengoku, Teruhiko Saitou
-
Patent number: 7449926Abstract: A reset signal generation circuit for generating a reset signal synchronously or asynchronously to a clock signal in accordance with an operation state. An operation detection circuit detects operation of a CPU and generates an operation detection signal. A signal control circuit generates a first reset signal synchronously or asynchronously to an internal clock signal based on the operation detection signal and a system reset signal. The first reset signal is provided to synchronous circuits including the CPU.Type: GrantFiled: May 31, 2006Date of Patent: November 11, 2008Assignee: Fujitsu LimitedInventors: Katsuhiko Sakai, Atsuhiro Sengoku, Teruhiko Saitou
-
Patent number: 7405602Abstract: To present a reset control circuit and a reset control method used in a system including clock synchronous circuit, capable of resetting appropriately, especially in case of abnormality, when the clock signal is stopped or its period is longer as compared with the reset response required for detection of abnormal state. A reset control circuit 200 for output control of reset signal RS depending on reset request signal RR comprises a clock transforming unit 210 for transforming and issuing a clock signal CK, while generating a clock output signal RC at delay of clock output waiting period DC depending on the reset request signal RR, and a reset signal generator 220 for generating a reset signal RS at delay of reset output waiting period D depending on the clock output signal RC.Type: GrantFiled: February 24, 2005Date of Patent: July 29, 2008Assignee: Fujitsu LimitedInventor: Teruhiko Saitou
-
Publication number: 20070170960Abstract: A reset signal generation circuit for generating a reset signal synchronously or asynchronously to a clock signal in accordance with an operation state. An operation detection circuit detects operation of a CPU and generates an operation detection signal. A signal control circuit generates a first reset signal synchronously or asynchronously to an internal clock signal based on the operation detection signal and a system reset signal. The first reset signal is provided to synchronous circuits including the CPU.Type: ApplicationFiled: May 31, 2006Publication date: July 26, 2007Inventors: Katsuhiko Sakai, Atsuhiro Sengoku, Teruhiko Saitou
-
Patent number: 7231613Abstract: A system for efficiently developing an LSI. A developing system includes a developing apparatus and a support center, which are connected to each other via the Internet. The host computer of the developing apparatus designs the software of a system LSI in accordance with a user's instruction. An emulator debugger sends design data to the support center. The support center performs a predetermined process on the received design data and notifies the processing result to a host computer via the Internet.Type: GrantFiled: December 27, 2002Date of Patent: June 12, 2007Assignee: Fujitsu LimitedInventor: Teruhiko Saitou
-
Publication number: 20060220669Abstract: A semiconductor integrated circuit device has a pair of oscillator terminals that is respectively provided with two oscillation signals having phases opposite to each other. An oscillator circuit provides an internal circuit with a system clock signal based on the oscillation signals. A mode detection circuit detects that the pair of oscillator terminals is respectively provided with two input signals having the same phase, and provides a test circuit with a detection signal. The test circuit sets a test mode according to the detection signal, and provides the internal circuit with a predetermined test signal. By setting the test mode using a pair of external terminals, an increase in the number of external terminals of the semiconductor integrated circuit device can be prevented.Type: ApplicationFiled: June 5, 2006Publication date: October 5, 2006Inventors: Teruhiko Saitou, Akihiro Ogasawara, Atsuhiro Sengoku
-
Patent number: 7095260Abstract: A spread spectrum clock generation circuit capable of further reducing the electromagnetic wave radiation with a simple configuration has been disclosed and, particularly in a spread spectrum clock generation circuit using a current control oscillator (ICO), a differential signal to which a spread spectrum modulation signal, the period or amplitude of which changes, is added is generated, and the differential signal is applied to the ICO and a clock is generated.Type: GrantFiled: September 2, 2005Date of Patent: August 22, 2006Assignee: Fujitsu LimitedInventors: Shinji Miyata, Kouji Okada, Masao Iijima, Teruhiko Saitou, Yukisato Miyazaki
-
Patent number: 7084658Abstract: A semiconductor integrated circuit device has a pair of oscillator terminals that is respectively provided with two oscillation signals having phases opposite to each other. An oscillator circuit provides an internal circuit with a system clock signal based on the oscillation signals. A mode detection circuit detects that the pair of oscillator terminals is respectively provided with two input signals having the same phase, and provides a test circuit with a detection signal. The test circuit sets a test mode according to the detection signal, and provides the internal circuit with a predetermined test signal. By setting the test mode using a pair of external terminals, an increase in the number of external terminals of the semiconductor integrated circuit device can be prevented.Type: GrantFiled: June 17, 2004Date of Patent: August 1, 2006Assignee: Fujitsu LimitedInventors: Teruhiko Saitou, Akihiro Ogasawara, Atsuhiro Sengoku
-
Publication number: 20060103436Abstract: To present a reset control circuit and a reset control method used in a system including clock synchronous circuit, capable of resetting appropriately, especially in case of abnormality, when the clock signal is stopped or its period is longer as compared with the reset response required for detection of abnormal state. A reset control circuit 200 for output control of reset signal RS depending on reset request signal RR comprises a clock transforming unit 210 for transforming and issuing a clock signal CK, while generating a clock output signal RC at delay of clock output waiting period DC depending on the reset request signal RR, and a reset signal generator 220 for generating a reset signal RS at delay of reset output waiting period D depending on the clock output signal RC.Type: ApplicationFiled: February 24, 2005Publication date: May 18, 2006Inventor: Teruhiko Saitou
-
Publication number: 20050285641Abstract: A spread spectrum clock generation circuit capable of further reducing the electromagnetic wave radiation with a simple configuration has been disclosed and, particularly in a spread spectrum clock generation circuit using a current control oscillator (ICO), a differential signal to which a spread spectrum modulation signal, the period or amplitude of which changes, is added is generated, and the differential signal is applied to the ICO and a clock is generated.Type: ApplicationFiled: September 2, 2005Publication date: December 29, 2005Inventors: Shinji Miyata, Kouji Okada, Masao Iijima, Teruhiko Saitou, Yukisato Miyazaki
-
Patent number: 6975148Abstract: A spread spectrum clock generation circuit capable of further reducing the electromagnetic wave radiation with a simple configuration has been disclosed and, particularly in a spread spectrum clock generation circuit using a current control oscillator (ICO), a differential signal to which a spread spectrum modulation signal, the period or amplitude of which changes, is added is generated, and the differential signal is applied to the ICO and a clock is generated.Type: GrantFiled: December 23, 2003Date of Patent: December 13, 2005Assignee: Fujitsu LimitedInventors: Shinji Miyata, Kouji Okada, Masao Iijima, Teruhiko Saitou, Yukisato Miyazaki
-
Publication number: 20050156615Abstract: A semiconductor integrated circuit device has a pair of oscillator terminals that is respectively provided with two oscillation signals having phases opposite to each other. An oscillator circuit provides an internal circuit with a system clock signal based on the oscillation signals. A mode detection circuit detects that the pair of oscillator terminals is respectively provided with two input signals having the same phase, and provides a test circuit with a detection signal. The test circuit sets a test mode according to the detection signal, and provides the internal circuit with a predetermined test signal. By setting the test mode using a pair of external terminals, an increase in the number of external terminals of the semiconductor integrated circuit device can be prevented.Type: ApplicationFiled: June 17, 2004Publication date: July 21, 2005Inventors: Teruhiko Saitou, Akihiro Ogasawara, Atsuhiro Sengoku
-
Publication number: 20040136440Abstract: A spread spectrum clock generation circuit capable of further reducing the electromagnetic wave radiation with a simple configuration has been disclosed and, particularly in a spread spectrum clock generation circuit using a current control oscillator (ICO), a differential signal to which a spread spectrum modulation signal, the period or amplitude of which changes, is added is generated, and the differential signal is applied to the ICO and a clock is generated.Type: ApplicationFiled: December 23, 2003Publication date: July 15, 2004Applicant: FUJITSU LIMITEDInventors: Shinji Miyata, Kouji Okada, Masao Iijima, Teruhiko Saitou, Yukisato Miyazaki
-
Publication number: 20030182636Abstract: A system for efficiently developing an LSI. A developing system includes a developing apparatus and a support center, which are connected to each other via the Internet. The host computer of the developing apparatus designs the software of a system LSI in accordance with a user's instruction. An emulator debugger sends design data to the support center. The support center performs a predetermined process on the received design data and notifies the processing result to a host computer via the Internet.Type: ApplicationFiled: December 27, 2002Publication date: September 25, 2003Applicant: Fujitsu LimitedInventor: Teruhiko Saitou