Patents by Inventor Teruo Imayama
Teruo Imayama has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9509264Abstract: The differential amplifying circuit includes a first bias resistor having a variable resistance and connected between the first input terminal and the reference voltage node. The differential amplifying circuit includes a second bias resistor having a variable resistance and connected between the second input terminal and the reference voltage node. The differential amplifying circuit includes a controlling circuit that controls the resistance of the first bias resistor and the resistance of the second bias resistor in synchronization with each other.Type: GrantFiled: September 8, 2014Date of Patent: November 29, 2016Assignee: Kabushiki Kaisha ToshibaInventor: Teruo Imayama
-
Publication number: 20150171806Abstract: The differential amplifying circuit includes a first bias resistor having a variable resistance and connected between the first input terminal and the reference voltage node. The differential amplifying circuit includes a second bias resistor having a variable resistance and connected between the second input terminal and the reference voltage node. The differential amplifying circuit includes a controlling circuit that controls the resistance of the first bias resistor and the resistance of the second bias resistor in synchronization with each other.Type: ApplicationFiled: September 8, 2014Publication date: June 18, 2015Inventor: Teruo Imayama
-
Publication number: 20130064394Abstract: According to one embodiment, a digital signal generator includes an amplifying unit, a reference voltage generator and a modulator. The amplifying unit amplifies an analog input signal having a signal level linearly depending on a temperature. The reference voltage generator generates a reference voltage linearly depending on the temperature. The modulator converts the analog input signal amplified by the amplifying unit into a digital output signal based on the reference voltage.Type: ApplicationFiled: February 16, 2012Publication date: March 14, 2013Applicant: Kabushiki Kaisha ToshibaInventor: Teruo IMAYAMA
-
Patent number: 8362822Abstract: According to one embodiment, a semiconductor device provided with an input terminal and a resistor circuit is presented. The resistor circuit is provided with first and second transistors, a first resistor, a capacitor and a capacitor. A drain of the first transistor is connected to the input terminal. One end of the first resistor is connected to a gate of the first transistor. A drain of the second transistor is connected to a source of the first transistor. A gate of the second transistor is connected to the other end of the first resistor. A source of the second transistor is connected to a power supply of a source side. The capacitor is connected between the drain and the gate of the first transistor. The voltage supply circuit is connected to the other end of the first resistor and the gate of the second transistor.Type: GrantFiled: March 11, 2011Date of Patent: January 29, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Teruo Imayama
-
Publication number: 20110298533Abstract: According to one embodiment, a semiconductor device provided with an input terminal and a resistor circuit is presented. The resistor circuit is provided with first and second transistors, a first resistor, a capacitor and a capacitor. A drain of the first transistor is connected to the input terminal. One end of the first resistor is connected to a gate of the first transistor. A drain of the second transistor is connected to a source of the first transistor. A gate of the second transistor is connected to the other end of the first resistor. A source of the second transistor is connected to a power supply of a source side. The capacitor is connected between the drain and the gate of the first transistor. The voltage supply circuit is connected to the other end of the first resistor and the gate of the second transistor.Type: ApplicationFiled: March 11, 2011Publication date: December 8, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Teruo Imayama
-
Patent number: 7479832Abstract: A differential amplifying system has a differential amplifier for amplifying a voltage signal inputted from an input terminal and outputting the amplified voltage signal through an output terminal; an amplitude detection circuit for detecting an amplitude of said voltage signal inputted to said differential amplifier and outputting a detected current corresponding to the amplitude; a compensation circuit having: a current mirror circuit for outputting a compensating current at a desired mirror ratio for an input of said detected current; and a feedback circuit for changing a mirror ratio of said current mirror circuit in order to control a magnitude of the compensating current according to an amplitude of the voltage signal detected by said amplitude detection circuit; and a bias circuit for supplying bias voltage to said differential amplifier in order to add a bias value to inputted said voltage signal based on the magnitude of said compensating current.Type: GrantFiled: February 7, 2007Date of Patent: January 20, 2009Assignee: Kabushiki Kaisha ToshibaInventor: Teruo Imayama
-
Publication number: 20070182488Abstract: A differential amplifying system has a differential amplifier for amplifying a voltage signal inputted from an input terminal and outputting the amplified voltage signal through an output terminal; an amplitude detection circuit for detecting an amplitude of said voltage signal inputted to said differential amplifier and outputting a detected current corresponding to the amplitude; a compensation circuit having: a current mirror circuit for outputting a compensating current at a desired mirror ratio for an input of said detected current; and a feedback circuit for changing a mirror ratio of said current mirror circuit in order to control a magnitude of the compensating current according to an amplitude of the voltage signal detected by said amplitude detection circuit; and a bias circuit for supplying bias voltage to said differential amplifier in order to add a bias value to inputted said voltage signal based on the magnitude of said compensating current.Type: ApplicationFiled: February 7, 2007Publication date: August 9, 2007Applicant: Kabushiki Kaisha ToshibaInventor: Teruo IMAYAMA
-
Patent number: 7158766Abstract: A radio transceiver encompasses an antenna unit configured to convert the electric wave to the electric signal, a receiver configure to generate the compensation current supplied to load having an output capacity based on the electric signal and the second in-phase signal of an in-phase, a transmitter configured to transmit the signal, and a baseband circuit configured to transmit and to receive of the signal.Type: GrantFiled: March 14, 2003Date of Patent: January 2, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Teruo Imayama, Tsuneo Suzuki
-
Patent number: 7076219Abstract: An aspect of the present invention provides a receiving circuit that includes a mixer configured to receive a signal and a local signal to mix the signals, the mixer configured to convert the signals into an intermediate frequency signal, an IF filter configured to filter the intermediate frequency signal outputted from the mixer, an IF amplifier configured to amplify a band of the intermediate frequency signal outputted from the IF filter, and a demodulation circuit configured to receive a signal outputted from the IF amplifier to carry out demodulation, wherein a part of the demodulation circuit is disposed outside of the receiving circuit.Type: GrantFiled: May 27, 2003Date of Patent: July 11, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Teruo Imayama, Tsuneo Suzuki
-
Patent number: 7038542Abstract: A variable gain amplifier includes a first constant current amplifier configured to generate a reference current from an input signal. A controller is configured to generate a bias current and a first control signal based on control voltage. An addition current generator is configured to generate a variable current from the input signal based on the bias current, and to generate a addition current by controlling the variable current in accordance with the first control signal. An adder is configured to generate a first output signal by adding the reference current and the addition current.Type: GrantFiled: October 20, 2004Date of Patent: May 2, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Teruo Imayama, Tsuneo Suzuki
-
Publication number: 20050110571Abstract: A variable gain amplifier includes a first constant current amplifier configured to generate a reference current from an input signal. A controller is configured to generate a bias current and a first control signal based on control voltage. An addition current generator is configured to generate a variable current from the input signal based on the bias current, and to generate a addition current by controlling the variable current in accordance with the first control signal. An adder is configured to generate a first output signal by adding the reference current and the addition current.Type: ApplicationFiled: October 20, 2004Publication date: May 26, 2005Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Teruo Imayama, Tsuneo Suzuki
-
Patent number: 6806769Abstract: A differential amplifier comprises an emitter follower, a differential amplifying circuit connected in a succeeding stage to the emitter follower, and a load circuit to compensate distortion of the differential amplifying circuit.Type: GrantFiled: December 13, 2002Date of Patent: October 19, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Teruo Imayama, Tsuneo Suzuki
-
Publication number: 20040192241Abstract: An aspect of the present invention provides a receiving circuit that includes a mixer configured to receive a signal and a local signal to mix the signals, the mixer configured to convert the signals into an intermediate frequency signal, an IF filter configured to filter the intermediate frequency signal outputted from the mixer, an IF amplifier configured to amplify a band of the intermediate frequency signal outputted from the IF filter, and a demodulation circuit configured to receive a signal outputted from the IF amplifier to carry out demodulation, wherein a part of the demodulation circuit is disposed outside of the receiving circuit.Type: ApplicationFiled: May 27, 2003Publication date: September 30, 2004Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Teruo Imayama, Tsuneo Suzuki
-
Publication number: 20030176172Abstract: A radio transceiver encompasses an antenna unit configured to convert the electric wave to the electric signal, a receiver configure to generate the compensation current supplied to load having an output capacity based on the electric signal and the second in-phase signal of an in-phase, a transmitter configured to transmit the signal, and a baseband circuit configured to transmit and to receive of the signal.Type: ApplicationFiled: March 14, 2003Publication date: September 18, 2003Inventors: Teruo Imayama, Tsuneo Suzuki
-
Publication number: 20030112070Abstract: A differential amplifier comprises an emitter follower, a differential amplifying circuit connected in a succeeding stage to the emitter follower, and a load circuit to compensate distortion of the differential amplifying circuit.Type: ApplicationFiled: December 13, 2002Publication date: June 19, 2003Applicant: Kabushiki Kaisha ToshibaInventors: Teruo Imayama, Tsuneo Suzuki
-
Patent number: 6456143Abstract: A frequency multiplier circuit comprises: a source oscillator configured to generate a source oscillator signal using a crystal oscillator; and n frequency multiplier circuits (n is an integer which is 2 or more), each of which includes a 90° phase shifter circuit configured to shift the phase of an input signal by 90°, and a mixer configured to generate a doubled signal of the input signal on the basis of the input signal and an output signal of the 90° phase shifter circuit, wherein the n frequency multiplier circuits are cascade-connected, the source oscillation signal being inputted to a first stage frequency multiplier circuit of the n frequency multiplier circuits, and a final stage frequency multiplier circuit of the n frequency multiplier circuits outputting a signal having a frequency 2n times as high as the frequency of the source oscillation signal.Type: GrantFiled: April 27, 2001Date of Patent: September 24, 2002Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Masumoto, Tsuneo Suzuki, Teruo Imayama
-
Publication number: 20010043109Abstract: A frequency multiplier circuit comprises: a source oscillator configured to generate a source oscillator signal using a crystal oscillator; and n frequency multiplier circuits (n is an integer which is 2 or more), each of which includes a 90° phase shifter circuit configured to shift the phase of an input signal by 90°, and a mixer configured to generate a doubled signal of the input signal on the basis of the input signal and an output signal of the 90° phase shifter circuit, wherein the n frequency multiplier circuits are cascade-connected, the source oscillation signal being inputted to a first stage frequency multiplier circuit of the n frequency multiplier circuits, and a final stage frequency multiplier circuit of the n frequency multiplier circuits outputting a signal having a frequency 2n times as high as the frequency of the source oscillation signal.Type: ApplicationFiled: April 27, 2001Publication date: November 22, 2001Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hiroshi Masumoto, Tsuneo Suzuki, Teruo Imayama