Patents by Inventor Teruo Ishihara
Teruo Ishihara has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11756616Abstract: A computer includes: a memristor array including memristors arranged at intersections between word lines and a first bit line in the memristor array and at intersections between the word lines and second bit lines in the memristor array; an adder circuit configured to obtain sum voltages for the second bit lines by adding first voltages generated according to currents that flow in the second bit lines when a first pattern is supplied to the word lines to difference voltages between a reference voltage generated according to a current that flows in the first bit line when a second pattern is supplied to the word lines and second voltages generated according to currents that flow in the second bit lines when a second pattern is supplied to the word lines; and a detection circuit that detects a second bit line that corresponds to a maximum value of the sum voltages.Type: GrantFiled: November 10, 2021Date of Patent: September 12, 2023Assignee: FUJITSU LIMITEDInventors: Hiroshi Nakao, Masayuki Hiromoto, Hisanao Akima, Teruo Ishihara, Takuji Yamamoto
-
Patent number: 11687616Abstract: An arithmetic processing apparatus includes a memory and a processor. The processor coupled to memory and configured to determine an individual not to be evolved to an individual of a second generation from among a plurality of individuals in a first generation based on a predetermined reference for calculation completion of fitness calculation for each of the plurality of individuals, the second generation being a generation next to the first generation, and determine to cause the determined individual to evolve to an individual of a generation next or subsequent to the second generation.Type: GrantFiled: November 6, 2020Date of Patent: June 27, 2023Assignee: FUJITSU LIMITEDInventors: Yukito Tsunoda, Teruo Ishihara
-
Publication number: 20220270683Abstract: A computer includes: a memristor array including memristors arranged at intersections between word lines and a first bit line in the memristor array and at intersections between the word lines and second bit lines in the memristor array; an adder circuit configured to obtain sum voltages for the second bit lines by adding first voltages generated according to currents that flow in the second bit lines when a first pattern is supplied to the word lines to difference voltages between a reference voltage generated according to a current that flows in the first bit line when a second pattern is supplied to the word lines and second voltages generated according to currents that flow in the second bit lines when a second pattern is supplied to the word lines; and a detection circuit that detects a second bit line that corresponds to a maximum value of the sum voltages.Type: ApplicationFiled: November 10, 2021Publication date: August 25, 2022Applicant: FUJITSU LIMITEDInventors: Hiroshi Nakao, Masayuki Hiromoto, Hisanao Akima, TERUO ISHIHARA, Takuji YAMAMOTO
-
Patent number: 11137981Abstract: An operation processing device includes: a memory; and a processor coupled to the memory and configured to: acquire statistical information on distribution of bits in fixed point number data after execution of an instruction on the fixed point number data; and update a decimal point position of the fixed point number data.Type: GrantFiled: July 18, 2019Date of Patent: October 5, 2021Assignee: FUJITSU LIMITEDInventors: Makiko Ito, Mitsuru Tomono, Teruo Ishihara, Katsuhiro Yoda, Takahiro Notsu
-
Publication number: 20210182360Abstract: An arithmetic processing apparatus includes a memory and a processor. The processor coupled to memory and configured to determine an individual not to be evolved to an individual of a second generation from among a plurality of individuals in a first generation based on a predetermined reference for calculation completion of fitness calculation for each of the plurality of individuals, the second generation being a generation next to the first generation, and determine to cause the determined individual to evolve to an individual of a generation next or subsequent to the second generation.Type: ApplicationFiled: November 6, 2020Publication date: June 17, 2021Applicant: FUJITSU LIMITEDInventors: Yukito TSUNODA, TERUO ISHIHARA
-
Publication number: 20210081786Abstract: An information processing apparatus, a non-transitory computer-readable storage medium storing a program, and an information processing method are described. In an embodiment, provided is a solution to suppress increases of the amount of computational complexity of repetitions of each generation due to prediction with low precision. For example, an information processing apparatus includes: a memory configured to store program instructions; and a processor configured to execute the program instruction for evolutionary computation that searches an optimum value of the input parameters, the evolutionary computation being configured to repetitively calculate an objective function computed based on eigen solutions for input parameters, the program instructions including: a prediction processing; a first calculation processing; a second calculation processing; and a decision processing.Type: ApplicationFiled: September 9, 2020Publication date: March 18, 2021Applicant: FUJITSU LIMITEDInventors: Yukito TSUNODA, TERUO ISHIHARA
-
Publication number: 20190339939Abstract: An operation processing device includes: a memory; and a processor coupled to the memory and configured to: acquire statistical information on distribution of bits in fixed point number data after execution of an instruction on the fixed point number data; and update a decimal point position of the fixed point number data.Type: ApplicationFiled: July 18, 2019Publication date: November 7, 2019Applicant: FUJITSU LIMITEDInventors: MAKIKO ITO, Mitsuru Tomono, TERUO ISHIHARA, Katsuhiro Yoda, Takahiro Notsu
-
Patent number: 8055880Abstract: The reconfigurable circuit of the present invention in which time division multiple processing is possible has a pipeline structure with the number of stages of an integral multiple of a given number, and comprises a plurality of processor elements having a processing unit whose configuration is variable according to first configuration data to be supplied, a network in which all inputs and outputs of a plurality of said processor elements are connected and which transfers data by one clock between the input and output according to second configuration data to be supplied, and a switching unit which cyclically switches by one clock and supplies the first and second configuration data prepared for the given number of tasks to each of the processing units.Type: GrantFiled: February 9, 2005Date of Patent: November 8, 2011Assignee: Fujitsu LimitedInventors: Hisanori Fujisawa, Hideki Yosizawa, Teruo Ishihara
-
Patent number: 7269831Abstract: The present invention relates to a multiprocessor system, which comprises two or more processor elements to be executed by a common program, a control section for switching such plural processor elements one from another for execution by the common program, and a storing section storing handover information relating to the common program which information is to be handover from the one processor element to the another processor element. This not only optimizes each of the functions of the processor elements, but also achieves certain delivery or interchange of the information between these process or elements, and even reduces the power consumption.Type: GrantFiled: November 16, 2001Date of Patent: September 11, 2007Assignee: Fujitsu LimitedInventors: Ryuta Tanaka, Norichika Kumamoto, Toru Tsuruta, Ritsuko Tanaka, Nobuyuki Iwasaki, Teruo Ishihara
-
Publication number: 20060004992Abstract: The reconfigurable circuit of the present invention in which time division multiple processing is possible has a pipeline structure with the number of stages of an integral multiple of a given number, and comprises a plurality of processor elements having a processing unit whose configuration is variable according to first configuration data to be supplied, a network in which all inputs and outputs of a plurality of said processor elements are connected and which transfers data by one clock between the input and output according to second configuration data to be supplied, and a switching unit which cyclically switches by one clock and supplies the first and second configuration data prepared for the given number of tasks to each of the processing units.Type: ApplicationFiled: February 9, 2005Publication date: January 5, 2006Inventors: Hisanori Fujisawa, Hideki Yosizawa, Teruo Ishihara
-
Publication number: 20020144086Abstract: The present invention relates to a multiprocessor system, which comprises two or more processor elements to be executed by a common program, a control section for switching such plural processor elements one from another for execution by the common program, and a storing section storing handover information relating to the common program which information is to be handover from the one processor element to the another processor element. This not only optimizes each of the functions of the processor elements, but also achieves certain delivery or interchange of the information between these process or elements, and even reduces the power consumption.Type: ApplicationFiled: November 16, 2001Publication date: October 3, 2002Applicant: Fujtisu LimitedInventors: Ryuta Tanaka, Norichika Kumamoto, Toru Tsuruta, Ritsuko Tanaka, Nobuyuki Iwasaki, Teruo Ishihara
-
Patent number: 5890105Abstract: A data array forming circuit replaces part of software operation in a low bit rate coding system. The circuit includes a memory storing plural kinds of basic data groups, and an address generating circuit generating an address to access the memory. A data array is formed in accordance with input speech data by selectively reading plural kinds of blocks out of the basic data groups according to the address and by combining the plural read blocks containing different quantities of words. Each block contains an arbitrary quantity of word data. In a data sorting circuit to replace part of software operation in a low bit rate coding system, an index corresponding to the data is set with an initial value on initiating the sorting operation, and a value incremented successively from the initial value is set as an index of the next data.Type: GrantFiled: October 2, 1995Date of Patent: March 30, 1999Assignee: Fujitsu LimitedInventors: Teruo Ishihara, Hideaki Fukuda
-
Patent number: 5684792Abstract: An echo canceller system for performing echo cancelling processing on a plurality of cells on a transmission line includes a plurality of echo canceller units to which the cells applied to the echo canceller system are allocated according to an applied order of the cells regardless of channels of the cells.Type: GrantFiled: June 28, 1995Date of Patent: November 4, 1997Assignee: Fujitsu LimitedInventor: Teruo Ishihara
-
Patent number: 5481737Abstract: An image data quantizing circuit that quantizes image data through the use of a 2-port RAM and a quantizing ROM. Pixel data stored in the 2-port RAM functions as an address for the quantizing ROM. The quantized output of the quantizing ROM is stored in the 2-port RAM.Type: GrantFiled: March 12, 1993Date of Patent: January 2, 1996Assignee: Fujitsu LimitedInventors: Akira Ito, Teruo Ishihara
-
Patent number: 5313299Abstract: A scan converter control circuit includes first and second memories, each having a data write mode and a data read mode which are selected in response to a switching signal so that the first memory is in the data write mode when the second memory is in the data read mode and the first memory is in the data read mode when the second memory is in the data write mode. A write address counter generates a write address which is to be alternately supplied to the first and second memories and generates a write completion signal when the write address becomes equal to a predetermined count value. A read address counter generates a read address which is to be alternately supplied to the first and second memories and generates a read completion signal when the read address becomes equal to a predetermined count value.Type: GrantFiled: August 2, 1990Date of Patent: May 17, 1994Assignee: Fujitsu LimitedInventor: Teruo Ishihara