Patents by Inventor Tetsuhiko Azuma
Tetsuhiko Azuma has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11354063Abstract: A memory system includes a plurality of non-volatile memory chips divided into a plurality of storage areas, and a memory controller that is connected to the plurality of memory chips to control an operation of each memory chip. The memory controller is configured to set an arbitration period separately for each of the respective storage areas, and to execute a process to store data into the storage areas one after another in accordance with the arbitration period set therefor.Type: GrantFiled: August 29, 2019Date of Patent: June 7, 2022Assignee: KIOXIA CORPORATIONInventor: Tetsuhiko Azuma
-
Patent number: 10824570Abstract: A first memory stores a translation table indicating a first correspondence between a logical address and a physical address at first timing. A second memory stores a difference table that is configured to record, in each of entries, a correspondence between a logical address range and a physical address range, the correspondence representing a difference between the first correspondence and a second correspondence. The second correspondence is between the logical address and the physical address at second timing. In non-volatilizing data in a first logical address range to a first physical address range, in a case where the entries includes a first entry containing a correspondence between a second logical address range and a second physical address range, the controller updates the first entry. The first logical address range follows the second logical address range, and the first physical address range follows the second physical address range.Type: GrantFiled: September 6, 2019Date of Patent: November 3, 2020Assignee: Toshiba Memory CorporationInventors: Satoshi Kaburaki, Tetsuhiko Azuma
-
Publication number: 20200301603Abstract: A memory system includes a plurality of non-volatile memory chips divided into a plurality of storage areas, and a memory controller that is connected to the plurality of memory chips to control an operation of each memory chip. The memory controller is configured to set an arbitration period separately for each of the respective storage areas, and to execute a process to store data into the storage areas one after another in accordance with the arbitration period set therefor.Type: ApplicationFiled: August 29, 2019Publication date: September 24, 2020Inventor: Tetsuhiko AZUMA
-
Publication number: 20200226069Abstract: A first memory stores a translation table indicating a first correspondence between a logical address and a physical address at first timing. A second memory stores a difference table that is configured to record, in each of entries, a correspondence between a logical address range and a physical address range, the correspondence representing a difference between the first correspondence and a second correspondence. The second correspondence is between the logical address and the physical address at second timing. In non-volatilizing data in a first logical address range to a first physical address range, in a case where the entries includes a first entry containing a correspondence between a second logical address range and a second physical address range, the controller updates the first entry. The first logical address range follows the second logical address range, and the first physical address range follows the second physical address range.Type: ApplicationFiled: September 6, 2019Publication date: July 16, 2020Applicant: Toshiba Memory CorporationInventors: Satoshi KABURAKI, Tetsuhiko AZUMA
-
Patent number: 9880939Abstract: According to one embodiment, a memory system includes a nonvolatile memory, a device controller, and a tag memory. The device controller stores a part of a logical-to-physical address translation table (L2P table) stored in the nonvolatile memory in a memory of a host as a cache. The tag memory includes a plurality of entries associated with a plurality of cache lines of the cache. Each entry includes a tag indicating which area of the L2P table is stored in a corresponding cache line, and a plurality of bitmap flags indicating whether a plurality of sub-lines included in the corresponding cache line are valid or not.Type: GrantFiled: February 5, 2016Date of Patent: January 30, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventors: Konosuke Watanabe, Satoshi Kaburaki, Tetsuhiko Azuma
-
Patent number: 9880952Abstract: According to one embodiment, there is provided a bus access controller including a memory, multiple buffers, and an issuance circuit. Information necessary for bus access can be set in the memory. The multiple buffers store information set in the memory. The issuance circuit is connected to a bus. The issuance circuit issues a bus-access instruction, according to information stored in a buffer selected from among the multiple buffers in response to a request.Type: GrantFiled: May 15, 2015Date of Patent: January 30, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventor: Tetsuhiko Azuma
-
Publication number: 20170068621Abstract: According to one embodiment, a memory system includes a nonvolatile memory, a device controller, and a tag memory. The device controller stores a part of a logical-to-physical address translation table (L2P table) stored in the nonvolatile memory in a memory of a host as a cache. The tag memory includes a plurality of entries associated with a plurality of cache lines of the cache. Each entry includes a tag indicating which area of the L2P table is stored in a corresponding cache line, and a plurality of bitmap flags indicating whether a plurality of sub-lines included in the corresponding cache line are valid or not.Type: ApplicationFiled: February 5, 2016Publication date: March 9, 2017Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Konosuke WATANABE, Satoshi KABURAKI, Tetsuhiko AZUMA
-
Publication number: 20160210249Abstract: According to one embodiment, there is provided a bus access controller including a memory, multiple buffers, and an issuance circuit. Information necessary for bus access can be set in the memory. The multiple buffers store information set in the memory. The issuance circuit is connected to a bus. The issuance circuit issues a bus-access instruction, according to information stored in a buffer selected from among the multiple buffers in response to a request.Type: ApplicationFiled: May 15, 2015Publication date: July 21, 2016Applicant: Kabushiki Kaisha ToshibaInventor: Tetsuhiko AZUMA
-
Patent number: 9154121Abstract: An embodiment of pulse width modulated (PWM) signal generator includes a module or modules to calculate an amount of change in a period length and duty ratio of an output signal during a transition period between a first signal waveform and a second signal waveform using a first period parameter, a second period parameter, and a parameter indicating a predetermined number of steps in the transition period. The period parameter and duty parameter of the output signal during the steps of the transition period are based on the calculated amounts of change.Type: GrantFiled: August 30, 2013Date of Patent: October 6, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Tetsuhiko Azuma
-
Publication number: 20140266489Abstract: An embodiment of pulse width modulated (PWM) signal generator includes a module or modules to calculate an amount of change in a period length and duty ratio of an output signal during a transition period between a first signal waveform and a second signal waveform using a first period parameter, a second period parameter, and a parameter indicating a predetermined number of steps in the transition period. The period parameter and duty parameter of the output signal during the steps of the transition period are based on the calculated amounts of change.Type: ApplicationFiled: August 30, 2013Publication date: September 18, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Tetsuhiko AZUMA
-
Patent number: 7506114Abstract: A data transfer device which controls data transfer between a first memory device and a second memory device, includes a first transfer arbiter circuit and a second transfer arbiter circuit. The first transfer arbiter circuit outputs, in response to a transfer instruction for transfer of data from the first memory device to the second memory device, first transfer instructions to transfer data in a first transfer unit in an order of addresses. The second transfer arbiter circuit outputs, in response to the first transfer instruction, second transfer instructions to transfer the data of the first transfer unit in a second transfer unit smaller than the first transfer unit. The second transfer arbiter circuit outputs the second transfer instruction in an order of accessible addresses in the first and second memory devices.Type: GrantFiled: May 4, 2006Date of Patent: March 17, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Takuya Haga, Tetsuhiko Azuma
-
Patent number: 7376797Abstract: A cache memory system includes a cache memory having a plurality of entries associated with a plurality of information storage units. Each of the information storage units is configured to store part of the information stored in a main memory. Reference bit storage units store a use status of entry data for a certain period of time. A hit detection circuit is connected to the information storage units. The hit detection circuit generates a hit signal to each of the reference bit storage units when the entry data is determined to satisfy use conditions.Type: GrantFiled: June 2, 2003Date of Patent: May 20, 2008Assignee: Kabushiki Kaisha ToshibaInventor: Tetsuhiko Azuma
-
Publication number: 20060265534Abstract: A data transfer device which controls data transfer between a first memory device and a second memory device, includes a first transfer arbiter circuit and a second transfer arbiter circuit. The first transfer arbiter circuit outputs, in response to a transfer instruction for transfer of data from the first memory device to the second memory device, first transfer instructions to transfer data in a first transfer unit in an order of addresses. The second transfer arbiter circuit outputs, in response to the first transfer instruction, second transfer instructions to transfer the data of the first transfer unit in a second transfer unit smaller than the first transfer unit. The second transfer arbiter circuit outputs the second transfer instruction in an order of accessible addresses in the first and second memory devices.Type: ApplicationFiled: May 4, 2006Publication date: November 23, 2006Inventors: Takuya Haga, Tetsuhiko Azuma
-
Patent number: 7130955Abstract: An aspect of the present invention provides a microprocessor that includes a processor core including an instruction executing unit configured to execute instructions for input and output controlling and processing for data and a cache memory configured to store the data, a memory management unit coupled to the processor core, the memory management unit configured to manage memory system including the cache memory, and a bus interface coupled to the processor core and the memory management unit, the bus interface configured to rearrange the bits of the data transferred from the processor core.Type: GrantFiled: November 24, 2003Date of Patent: October 31, 2006Assignee: Kabushiki Kaisha ToshibaInventor: Tetsuhiko Azuma
-
Patent number: 7020749Abstract: A signal processor including a processor having a cache memory and a process execution unit executing a process by use of information temporarily stored in the cache memory and an external memory provided external to the processor. In the signal processor, the process execution unit automatically returns to a start point of a loop-type data at an end of the loop-type data and sequentially reads out the loop-type data from the external memory to the cache memory.Type: GrantFiled: June 4, 2003Date of Patent: March 28, 2006Assignee: Kabushiki Kaisha ToshibaInventor: Tetsuhiko Azuma
-
Publication number: 20050060483Abstract: An aspect of the present invention provides a microprocessor that includes a processor core including an instruction executing unit configured to execute instructions for input and output controlling and processing for data and a cache memory configured to store the data, a memory management unit coupled to the processor core, the memory management unit configured to manage memory system including the cache memory, and a bus interface coupled to the processor core and the memory management unit, the bus interface configured to rearrange the bits of the data transferred from the processor core.Type: ApplicationFiled: November 24, 2003Publication date: March 17, 2005Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Tetsuhiko Azuma
-
Publication number: 20040181655Abstract: A signal processor including a processor having a cache memory and a process execution unit executing a process by use of information temporarily stored in the cache memory and an external memory provided external to the processor. In the signal processor, the process execution unit automatically returns to a start point of a loop-type data at an end of the loop-type data and sequentially reads out the loop-type data from the external memory to the cache memory.Type: ApplicationFiled: June 4, 2003Publication date: September 16, 2004Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Tetsuhiko Azuma
-
Publication number: 20040181633Abstract: A cache memory system includes a cache memory having a plurality of entries. Each entry configured to include each of information storage units fetching and storing part of information stored in a main memory. Each of reference bit storage units stores a use status for a certain period of information stored in the corresponding information storage unit. A hit detection circuit is connected to the information storage units. The hit detection circuit generates a hit signal to each of the reference bit storage units.Type: ApplicationFiled: June 2, 2003Publication date: September 16, 2004Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Tetsuhiko Azuma
-
Patent number: 5857856Abstract: A sound producing apparatus which implements a sound output process based on waveform data, corresponding to sound generated by the apparatus, and system-sequence data including information for processing the waveform data. The apparatus comprises a read-write main memory for storing the waveform data and system-sequence data of a selected music title. Also included is a first submemory for storing the waveform data, and a second submemory for storing the system-sequence data. A sound signal generator generates sound signals based on the waveform data and the system-sequence data stored in submemories. A controller controls the entry of waveform data and system-sequence data of a selected music title, stored in the main memory, into the first and the second submemories, respectively. The controller also controls the sound signal generator based on the system-sequence data stored in the second submemory.Type: GrantFiled: May 12, 1995Date of Patent: January 12, 1999Assignee: Kabushiki Kaisha Sega EnterprisesInventor: Tetsuhiko Azuma