Patents by Inventor Tetsuro Okamoto

Tetsuro Okamoto has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 5499350
    Abstract: An information processing system including an arithmetic unit in which one unit of data is processed according to a corresponding one instruction, and another arithmetic unit in which a great amount of data are processed according to a corresponding instruction. Also included is an instruction controller which distributes instructions selectively to respective arithmetic units (12) and a main storage (12) which achieves two-way data communication with the arithmetic units. In the system synchronization is performed with respect to instructions, among the aforesaid instructions, which, above all, must be executed in respective fixed execution sequences, by utilizing a newly employed synchronization instruction.
    Type: Grant
    Filed: June 6, 1995
    Date of Patent: March 12, 1996
    Assignee: Fujitsu Limited
    Inventors: Keiichiro Uchida, Tetsuro Okamoto
  • Patent number: 4507728
    Abstract: The present invention is a data processing system which has plural operation units which can execute plural instructions in parallel. The system also has plural instruction control units each of which comprises at least two stages, one for reading source operands from a local storage, and another for writing a resultant operand into the local storage. Each instruction control unit is provided with specific bank timing signals for accessing the local storage.
    Type: Grant
    Filed: March 9, 1982
    Date of Patent: March 26, 1985
    Assignee: Fujitsu Limited
    Inventors: Kazushi Sakamoto, Tetsuro Okamoto, Shigeaki Okutani
  • Patent number: 4435765
    Abstract: The present invention discloses a data processing system where a plurality of vector registers consisting of plurality of elements are provided between a main memory unit and an operational processing unit, the desired data is transferred to the vector registers from the main memory unit and is held therein, and various processings such as a logical operation are carried out by sequentially accessing the elements within said vector registers. The present invention also includes a plurality of memory banks which can be independently accessed and are provided for the vector registers. A series of elements of each vector register are interleaved in the plurality of memory banks and the elements having the same numbering in each vector register are arranged in the same memory bank. Timing necessary for starting access to a series of elements of said vector registers are specified for each class of processing, so that the vector operation processings can be done very effectively and without operand collision.
    Type: Grant
    Filed: November 18, 1981
    Date of Patent: March 6, 1984
    Assignee: Fujitsu Limited
    Inventors: Keiichiro Uchida, Hiroshi Tamura, Tetsuro Okamoto, Shigeaki Okutani
  • Patent number: 4272827
    Abstract: A division processing system performs 2N-bit precision division processing by effectively using division processing circuitry with N-bit precision. The system performs the division with 2N-bit precision as follows: ##EQU1## (n=N: the number of digit positions in selected binary numbers A, B, C and D). The above expression is approximated to the form of Q.sub.1 +Q.sub.2 .times.2-n (Q.sub.1, Q.sub.2 : binary numbers). The binary numbers Q.sub.1 and Q.sub.2 are respectively operated on by the division processing circuitry with N-bit precision. By effective control, the error caused during the division processing of Q.sub.1 is used as a part of the data for performing the division processing of Q.sub.2, thus effectively transferring any error evolving during the processing of Q.sub.1 to Q.sub.2.
    Type: Grant
    Filed: March 16, 1979
    Date of Patent: June 9, 1981
    Assignee: Fujitsu Limited
    Inventors: Norio Inui, Noriaki Kume, Tetsuro Okamoto