Patents by Inventor Theodorus E. Standaert
Theodorus E. Standaert has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11569442Abstract: A method of manufacturing a magnetic random access memory device includes depositing a liner on an intermediate device including an opening in a sacrificial dielectric layer, depositing a conductive metal over the liner and in the opening, removing a portion of the conductive metal while preserving the liner and a thickness of the sacrificial dielectric layer, removing a first portion of the liner by etching, wherein the liner is recessed into the opening, depositing a plurality of metallic tunnel junction layers, forming a hardmask on the plurality of metallic tunnel junction layers, and patterning the metallic tunnel junction layers to form a metallic tunnel junction stack and simultaneously clear a second portion of the liner and a portion the sacrificial dielectric layer.Type: GrantFiled: June 17, 2020Date of Patent: January 31, 2023Assignee: International Business Machines CorporationInventors: Saba Zare, Michael Rizzolo, Mona A. Ebrish, Theodorus E. Standaert
-
Patent number: 11502242Abstract: A semiconductor device includes a base structure of an embedded memory device including a bottom electrode contact (BEC) landing pad within a memory area of the embedded memory device and a first metallization level having at least a first conductive line within a logic area of the embedded memory device, a cap layer disposed on the base structure, a BEC disposed through the cap layer on the BEC landing pad, a memory pillar disposed on the BEC and the cap layer, encapsulation layers encapsulating the memory pillar to protect the memory stack, and a second metallization level including a second conductive line surrounding the top electrode, a via disposed on the first conductive line such that the second via is below the top electrode, and a third conductive line disposed on the via to enable the memory pillar to be fitted between the first and second metallization levels.Type: GrantFiled: March 24, 2020Date of Patent: November 15, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ashim Dutta, Chih-Chao Yang, Michael Rizzolo, Theodorus E. Standaert
-
Publication number: 20220359814Abstract: A semiconductor structure forms two or more tightly pitched memory devices using a dielectric material for a gap fill material. The approach includes providing two adjacent bottom electrodes in a layer of an insulating material and above a metal layer. Two adjacent pillars are each above one of the two adjacent bottom electrodes where each pillar of the two adjacent pillars is composed of a stack of materials for a memory device. A spacer is around the vertical sides each of the two adjacent pillars. The dielectric material is on the spacer around the vertical sides each of the two adjacent pillars, on the layer of the insulating material between the two adjacent bottom electrodes. The dielectric material fills at least a first portion of a gap between the two adjacent pillars. A low k material covers the dielectric material and exposed portions of the layer of the insulating material.Type: ApplicationFiled: May 6, 2021Publication date: November 10, 2022Inventors: Theodorus E. Standaert, Daniel Charles Edelstein, Chih-Chao Yang
-
Patent number: 11462583Abstract: A semiconductor device structure includes a metallization stack that has one or more patterned metal layers in a logic area and a memory area. At least one memory device is disposed above the metallization stack. A first level logic metal layer is coupled to a patterned metal layer of the one or more patterned metal layers in the logic area. A first level memory metal layer is formed above the first level logic metal layer and is coupled to a top electrode of the memory device stack. A distance between the one or more patterned metal layers in the logic area and the first level logic metal layer is smaller than the distance between the one or more patterned metal layers in the memory area and the first level memory metal layer.Type: GrantFiled: November 4, 2019Date of Patent: October 4, 2022Assignee: International Business Machines CorporationInventors: Ashim Dutta, Chih-Chao Yang, Daniel Charles Edelstein, John Arnold, Theodorus E. Standaert
-
Publication number: 20220181205Abstract: A method of forming a semiconductor device having a vertical metal line interconnect (via) fully aligned to a first direction of a first interconnect layer and a second direction of a second interconnect layer in a selective recess region by forming a plurality of metal lines in a first dielectric layer; and recessing in a recess region first portions of the plurality of metal lines such that top surfaces of the first portions of the plurality of metal lines are below a top surface of the first dielectric layer; wherein a non-recess region includes second portions of the plurality of metal lines that are outside the recess region.Type: ApplicationFiled: January 10, 2022Publication date: June 9, 2022Inventors: Benjamin D. Briggs, Jessica Dechene, Elbert Huang, Joe Lee, Theodorus E. Standaert
-
Publication number: 20220180911Abstract: An apparatus comprising a magnetic tunnel junction (MTJ), a diffusion barrier, wherein the MTJ is located on the diffusion barrier and a bottom contact that includes a magnetic field generating component, wherein the diffusion barrier is located on top of the bottom contact, wherein the magnetic field generated by the magnetic field generating component affects the stability of the MTJ.Type: ApplicationFiled: December 7, 2020Publication date: June 9, 2022Inventors: Saba Zare, Michael Rizzolo, Virat Vasav Mehta, Eric Raymond Evarts, Theodorus E. Standaert
-
Publication number: 20220172776Abstract: A resistance switching RAM logic device is presented. The device includes a pair of resistance switching RAM cells that may be independently programed into at least a low resistance state (LRS) or a high resistance state (HRS). The resistance switching RAM logic device may further include a shared output node electrically connected to the pair of resistance switching RAM cells. A logical output may be determined from the programmed resistance state of each of the resistance switching RAM cells.Type: ApplicationFiled: December 2, 2020Publication date: June 2, 2022Inventors: Hsueh-Chung Chen, Mary Claire Silvestre, Soon-Cheon Seo, Chi-Chun LIU, FEE LI LIE, Chih-Chao Yang, Yann Mignot, Theodorus E. Standaert
-
Patent number: 11302630Abstract: A via structure and methods for forming a via structure generally includes a via opening in a dielectric layer. A conformal barrier layer is in the via opening; and a conductive metal on the barrier layer in the via opening. The conductive metal includes a recessed top surface. A conductive planarization stop layer is on the recessed top surface and extends about a shoulder portion formed in the dielectric layer, wherein the shoulder portion extends about a perimeter of the via opening. A fill material including an insulator material or a conductor material is on the conductive planarization stop layer within the recessed top surface, wherein the conductive planarization stop layer on the shoulder portion is coplanar to the insulator material or the conductor material. Also described are methods of fabricating the via structure.Type: GrantFiled: April 8, 2020Date of Patent: April 12, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Theodorus E. Standaert, Chih-Chao Yang, Daniel Charles Edelstein
-
Publication number: 20220109099Abstract: A method for fabricating a semiconductor device includes forming a conductive shell layer along a memory stack and a patterned hardmask disposed on the memory stack, and etching the patterned hardmask, the conductive shell layer and the memory stack to form a structure including a central core surrounded by a conductive outer shell disposed on a patterned memory stack.Type: ApplicationFiled: December 15, 2021Publication date: April 7, 2022Inventors: Michael Rizzolo, Theodorus E. Standaert, Ashim Dutta, Dominik Metzler
-
Patent number: 11257717Abstract: A method of forming a semiconductor device having a vertical metal line interconnect (via) fully aligned to a first direction of a first interconnect layer and a second direction of a second interconnect layer in a selective recess region by forming a plurality of metal lines in a first dielectric layer; and recessing in a recess region first portions of the plurality of metal lines such that top surfaces of the first portions of the plurality of metal lines are below a top surface of the first dielectric layer; wherein a non-recess region includes second portions of the plurality of metal lines that are outside the recess region.Type: GrantFiled: November 9, 2020Date of Patent: February 22, 2022Assignee: Tessera, Inc.Inventors: Benjamin D. Briggs, Jessica Dechene, Elbert E. Huang, Joe Lee, Theodorus E. Standaert
-
Patent number: 11244907Abstract: Methods and structures for improving alignment contrast for patterning a metal layer generally includes depositing a metal layer having a plurality of grains, wherein grain boundaries between the grains forms grooves at a surface of the metal layer. The metal layer is subjected to surface treatment to form an oxide or a nitride layer and fill the surface grooves. The metal layer can be patterned using alignment marks in the metal layer and/or underlying layers. Filling the grooves with the oxide or nitride increases alignment contrast relative to patterning the metal layer without the surface treating.Type: GrantFiled: January 2, 2020Date of Patent: February 8, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Tianji Zhou, Saumya Sharma, Dominik Metzler, Chih-Chao Yang, Theodorus E. Standaert
-
Patent number: 11239421Abstract: Embedded BEOL memory devices having a top electrode pillar are provided. In one aspect, a method of forming an embedded memory device includes: depositing a first ILD on a substrate; forming first/second interconnect in the first ILD over logic/memory regions of the substrate; depositing a capping layer onto the first ILD; forming a memory film stack on the capping layer; patterning the memory film stack into a memory device(s) including a bottom electrode, a dielectric element, and a top electrode; patterning the top electrode to form a pillar-shaped top electrode; depositing a conformal encapsulation layer over the capping layer and memory device(s); depositing a second ILD over the conformal encapsulation layer; and forming a first metal line(s) in the second ILD in contact with the first interconnect(s), and a second metal line(s) in the second ILD in contact with the pillar-shaped top electrode. A device is also provided.Type: GrantFiled: January 24, 2020Date of Patent: February 1, 2022Assignee: International Business Machines CorporationInventors: Dexin Kong, Soon-Cheon Seo, Shyng-Tsong Chen, Youngseok Kim, Theodorus E. Standaert
-
Patent number: 11239278Abstract: A dielectric spacer is formed laterally adjacent to a bottom conductive structure. The dielectric spacer is configured to limit the area in which a subsequently formed top contact structure can contact the bottom conductive structure. In some embodiments, only a topmost surface of the bottom conductive structure is contacted by the top contact structure. In other embodiments, a topmost surface and an upper sidewall surface of the bottom conductive structure is contacted by the top contact structure.Type: GrantFiled: February 4, 2020Date of Patent: February 1, 2022Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Baozhen Li, Theodorus E. Standaert, Koichi Motoyama
-
Publication number: 20220013413Abstract: FinFET devices and processes to prevent fin or gate collapse (e.g., flopover) in finFET devices are provided. The method includes forming a first set of trenches in a semiconductor material and filling the first set of trenches with insulator material. The method further includes forming a second set of trenches in the semiconductor material, alternating with the first set of trenches that are filled. The second set of trenches form semiconductor structures which have a dimension of fin structures. The method further includes filling the second set of trenches with insulator material. The method further includes recessing the insulator material within the first set of trenches and the second set of trenches to form the fin structures.Type: ApplicationFiled: September 23, 2021Publication date: January 13, 2022Inventors: Veeraraghavan S. Basker, Kangguo Cheng, Theodorus E. Standaert, Junli Wang
-
Patent number: 11223008Abstract: A method for fabricating a semiconductor device includes forming a conductive shell layer along a memory stack and a patterned hardmask disposed on the memory stack, and etching the patterned hardmask, the conductive shell layer and the memory stack to form a structure including a central core surrounded by a conductive outer shell disposed on a patterned memory stack.Type: GrantFiled: November 27, 2019Date of Patent: January 11, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael Rizzolo, Theodorus E. Standaert, Ashim Dutta, Dominik Metzler
-
Patent number: 11217742Abstract: A structure and a method for fabricating a bottom electrode for an integrated circuit device are described. A first dielectric layer is provided over a substrate and the first dielectric layer has a recess. A bottom electrode is formed over the recess. The bottom electrode consists of a microstud layer disposed completely within the recess of the dielectric and conforming to the recess, a bottom pedestal disposed on a top surface of the microstud and a top pedestal on a top surface of the bottom pedestal. The material used for the bottom pedestal has a lower electrochemical voltage than a material used for the microstud. A conductive element of the integrated circuit device is formed on a top surface of the bottom electrode. A first portion of the bottom electrode is disposed in and conforms to the recess. A second portion of the bottom electrode and the conductive element are conical sections.Type: GrantFiled: September 24, 2018Date of Patent: January 4, 2022Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Theodorus E Standaert, Daniel C Edelstein
-
Publication number: 20210399212Abstract: A method of manufacturing a magnetic random access memory device includes depositing a liner on an intermediate device including an opening in a sacrificial dielectric layer, depositing a conductive metal over the liner and in the opening, removing a portion of the conductive metal while preserving the liner and a thickness of the sacrificial dielectric layer, removing a first portion of the liner by etching, wherein the liner is recessed into the opening, depositing a plurality of metallic tunnel junction layers, forming a hardmask on the plurality of metallic tunnel junction layers, and patterning the metallic tunnel junction layers to form a metallic tunnel junction stack and simultaneously clear a second portion of the liner and a portion the sacrificial dielectric layer.Type: ApplicationFiled: June 17, 2020Publication date: December 23, 2021Inventors: Saba Zare, Michael Rizzolo, Mona A. Ebrish, Theodorus E. Standaert
-
Patent number: 11189693Abstract: An integrated semiconductor device having a substrate, a bottom source or drain (S/D) structure formed on the substrate. In addition, the device includes a fin extending from the bottom S/D structure and a gate formed around the fin. A top S/D structure is formed on top of the fin. The top S/D structure includes a recessed top S/D surface and a silicide layer covering a top portion of the recess. A contact is communicatively coupled to a surface of the silicide layer of the recessed top S/D surface of the top S/D structure.Type: GrantFiled: May 2, 2019Date of Patent: November 30, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Veeraraghavan S. Basker, Kangguo Cheng, Theodorus E. Standaert, Junli Wang
-
Patent number: 11177437Abstract: An intermediate semiconductor device structure includes a first area including a memory stack area and a second area including an alignment mark area. The intermediate structure includes a metal interconnect arranged on a substrate in the first area and a first electrode layer arranged on the metal interconnect in the first area, and in the second area. The intermediate structure includes an alignment assisting marker arranged in the second area. The intermediate structure includes a dielectric layer and a second electrode layer arranged on the alignment assisting marker in the second area and on the metal interconnect in the first area. The intermediate structure includes a hard mask layer arranged on the second electrode area. The hard mask layer provides a raised area of topography over the alignment assisting marker. The intermediate structure includes a resist arranged on the hard mask layer in the first area.Type: GrantFiled: November 15, 2019Date of Patent: November 16, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Hao Tang, Michael Rizzolo, Injo Ok, Theodorus E. Standaert
-
Patent number: 11164779Abstract: Semiconductor devices including bamboo tall via interconnect structures and methods of forming the bamboo tall via interconnect structures generally include a first via in a first dielectric layer including a liner layer and a bulk conductor in the first via, wherein the bulk conductor includes a recess filled with a conductive metal different from the bulk conductor and selected to prevent diffusion of the bulk conductor. At least one additional via is in a second dielectric layer including a liner layer and a bulk conductor in the least one additional via, wherein the second dielectric layer is on the first dielectric layer, and wherein the bulk conductor includes a recess filled with a conductive metal different from the bulk conductor and selected to prevent diffusion of the bulk conductor. The at least one additional via is aligned with the first via.Type: GrantFiled: April 12, 2019Date of Patent: November 2, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chih-Chao Yang, Michael Rizzolo, Theodorus E. Standaert