Patents by Inventor Thomas A. Kean
Thomas A. Kean has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6304103Abstract: A field programmable gate array configured to use RAM control signals as routing and/or logic resources. By using RAM bit lines as routing, and/or to implement Wire-OR functions, and/or with word lines to implement PAL functions, one may increase the efficiency of lines normally used only for programming the control memory.Type: GrantFiled: September 15, 2000Date of Patent: October 16, 2001Assignee: Xilinx, Inc.Inventor: Thomas A. Kean
-
Patent number: 6292018Abstract: An field programmable gate array (FPGA) of cells arranged in rows and columns is interconnected by a hierarchical routing structure. Switches separate the cells into blocks and into blocks of blocks with routing lines interconnecting the switches to form the hierarchy. Also, select units for allowing memory bits to be addressed both individually and in large and arbitrary groups are disclosed. Further a control store for configuring the FPGA is addressed as an SRAM and can be dynamically reconfigured during operation.Type: GrantFiled: March 29, 1996Date of Patent: September 18, 2001Assignee: Xilinx, Inc.Inventor: Thomas A. Kean
-
Publication number: 20010015919Abstract: A field programmable gate array (70) has security configuration features to prevent monitoring of the configuration data for the field programmable gate array. The configuration data is encrypted by a security circuit (64) of the field programmable gate array using a security key (62). This encrypted configuration data is stored in an external nonvolatile memory (32). To configure the field programmable gate array, the encrypted configuration data is decrypted by the security circuit (64) of the field programmable gate array using the security key stored in the field programmable gate array.Type: ApplicationFiled: December 21, 2000Publication date: August 23, 2001Inventor: Thomas A. Kean
-
Patent number: 6157211Abstract: A field programmable gate array configured to use RAM control signals as routing and/or logic resources. By using RAM bit lines as routing, and/or to implement Wire-OR functions, and/or with word lines to implement PAL functions, one may increase the efficiency of lines normally used only for programming the control memory.Type: GrantFiled: April 14, 1999Date of Patent: December 5, 2000Assignee: Xilinx, Inc.Inventor: Thomas A. Kean
-
Patent number: 5909125Abstract: A field programmable gate array configured to use RAM control signals as routing and/or logic resources. By using RAM bit lines as routing, and/or to implement Wire-OR functions, and/or with word lines to implement PAL functions, one may increase the efficiency of lines normally used only for programming the control memory.Type: GrantFiled: December 24, 1996Date of Patent: June 1, 1999Assignee: Xilinx, Inc.Inventor: Thomas A. Kean
-
Patent number: 5861761Abstract: An field programmable gate array (FPGA) of cells arranged in rows and columns is interconnected by a hierarchical routing structure. Switches separate the cells into blocks and into blocks of blocks with routing lines interconnecting the switches to form the hierarchy. Also, select units for allowing memory bits to be addressed both individually and in large and arbitrary groups are disclosed. Further a control store for configuring the FPGA is addressed as an SAME and can be dynamically reconfigured during operation.Type: GrantFiled: October 3, 1996Date of Patent: January 19, 1999Assignee: Xilinx, Inc.Inventor: Thomas A. Kean
-
Patent number: 5831448Abstract: An field programmable gate array (FPGA) of cells arranged in rows and columns is interconnected by a hierarchical routing structure. Switches separate the cells into blocks and into blocks of blocks with routing lines interconnecting the switches to form the hierarchy. Also, select units for allowing memory bits to be addressed both individually and in large and arbitrary groups are disclosed. Further a control store for configuring the FPGA is addressed as an SRAM and can be dynamically reconfigured during operation.Type: GrantFiled: August 27, 1996Date of Patent: November 3, 1998Assignee: Xilinx, Inc.Inventor: Thomas A. Kean
-
Patent number: 5801547Abstract: A programmable logic device has a configuration memory which is partitioned so that it includes at least one subarray available through the programmable interconnect of the user configurable logic to be used as user memory. Subarrays of the configuration memory have independent access logic coupled with them, and coupled to the user logic array so that they may be used independently as user memories. Subarray memory access logic is provided for each subarray of memory elements, and connected to the logic cell array, and optionally to the plurality of input/output cells on the device, including a subarray decoder used for selecting addressed memory elements in the corresponding subarray in response to address signals and control signals supplied across the interconnect structures of the logic cell array, and a subarray I/O path used to provide input and output data signals between the interconnect structures of the logic cell array and addressed memory elements in the subarray.Type: GrantFiled: October 23, 1996Date of Patent: September 1, 1998Assignee: Xilinx, Inc.Inventor: Thomas A. Kean
-
Patent number: 5798656Abstract: An field programmable gate array (FPGA) of cells arranged in rows and columns is interconnected by a hierarchical routing structure. Switches separate the cells into blocks and into blocks of blocks with routing lines interconnecting the switches to form the hierarchy. Also, select units for allowing memory bits to be addressed both individually and in large and arbitrary groups are disclosed. Further a control store for configuring the FPGA is addressed as an SRAM and can be dynamically reconfigured during operation.Type: GrantFiled: August 27, 1996Date of Patent: August 25, 1998Assignee: Xilinx, Inc.Inventor: Thomas A. Kean
-
Patent number: 5737235Abstract: A configuration structure for a field programmable gate array (FPGA) allows a user to reconfigure or partly reconfigure the FPGA from within the FPGA, allows an addressable configuration memory to be addressed in parallel through a set of address and data or through a serial interface. Signals such as chip-enable and other control signals can be modified by user logic so that data loaded through a serial interface pin is entered into an addressed portion of configuration memory. The configuration memory programs not only the internal circuitry accessed by the user but also a programmable switch for directing signals between external pins, configuration memory control lines, and a serial data interface.Type: GrantFiled: September 6, 1995Date of Patent: April 7, 1998Inventors: Thomas A. Kean, William A. Wilkie
-
Patent number: 5705938Abstract: A programmable switch for a field programmable gate array (FPGA) allows a user to reconfigure or partly reconfigure the FPGA from within the FPGA, allows an addressable configuration memory to be addressed through a set of pins for configuration and through user logic for reconfiguration. The same pins can be used for both configuration and user logic. Also signals such as chip enable and other control signals can be modified by user logic before performing their function so that chips external to the FPGA can be eliminated. Upon power-up of the chip, each programmable switch connects its pad to the programming logic which programs configuration memory, so that the programming logic can receive instructions from an external source and control programming of the core logic of the chip. The configuration memory programs not only the internal circuitry accessed by the user but also the programmable switch itself.Type: GrantFiled: September 5, 1995Date of Patent: January 6, 1998Assignee: Xilinx, Inc.Inventor: Thomas A. Kean
-
Patent number: 5701091Abstract: In an FPGA having a hierarchical routing structure, additional routing lines are provided which have different destinations for different cells within a block. A pattern is chosen which allows signal lines to turn corners conveniently. In one embodiment having cells arranged into 4.times.4 blocks, cells on the diagonal of a block generate signals which are provided to switches which form one boundary of the block.Type: GrantFiled: June 6, 1995Date of Patent: December 23, 1997Assignee: Xilinx, Inc.Inventor: Thomas A. Kean
-
Patent number: 5670897Abstract: An field programmable gate array (FPGA) of cells arranged in rows and columns is interconnected by a hierarchical routing structure. Switches separate the cells into blocks and into blocks of blocks with routing lines interconnecting the switches to form the hierarchy. Also, select units for allowing memory bits to be addressed both individually and in large and arbitrary groups are disclosed. Further a control store for configuring the FPGA is addressed as an SRAM and can be dynamically reconfigured during operation.Type: GrantFiled: August 27, 1996Date of Patent: September 23, 1997Assignee: Xilinx, Inc.Inventor: Thomas A. Kean
-
Patent number: 5612633Abstract: A configurable cellular array is provided having a 2-dimensional array of cells in which each cell in the array has at least one input and output connection at least one bit wide to its neighbours. Each cell also has a programmable routing circuit to permit intercellular connections to be made. In one arrangement each cell contains a programmable function unit which includes a plurality of multiplexers. In a preferred arrangement the function unit and routing unit are programmable using associated Random Access Memory (RAM) areas within the cell. Each cell may be coupled to at least one global or array-crossing-signals so that all cells can be signalled simultaneously. The 2-dimensional array is rectangular and the intercell connections are orthogonal and are one bit wide.Type: GrantFiled: May 25, 1995Date of Patent: March 18, 1997Assignee: Xilinx, Inc.Inventor: Thomas A. Kean
-
Patent number: 5600597Abstract: In an FPGA having registers which are part of a user's logic functions and a configuration memory which is read and written through an addressing structure, a register protect circuit controllably protects the contects of these user logic registers from being modified by signals from the user's logic, allows these registers to be written by a microprocessor through the configuration memory addressing structure, and allows both the user's registers and lines which provide combinational signals to be read by a microprocessor through the configuration memory addressing structure.Type: GrantFiled: June 6, 1995Date of Patent: February 4, 1997Assignee: Xilinx, Inc.Inventors: Thomas A. Kean, William A. Wilkie
-
Patent number: 5552722Abstract: An field programmable gate array (FPGA) of cells arranged in rows and columns is interconnected by a hierarchical routing structure. Switches separate the cells into blocks and into blocks of blocks with routing lines interconnecting the switches to form the hierarchy. Also, select units for allowing memory bits to be addressed both individually and in large and arbitrary groups are disclosed. Further a control store for configuring the FPGA is addressed as an SRAM and can be dynamically reconfigured during operation.Type: GrantFiled: June 7, 1995Date of Patent: September 3, 1996Assignee: Xilinx, Inc.Inventor: Thomas A. Kean
-
Patent number: 5528176Abstract: An field programmable gate array (FPGA) of cells arranged in rows and columns is interconnected by a hierarchical routing structure. Switches separate the cells into blocks and into blocks of blocks with routing lines interconnecting the switches to form the hierarchy. Also, select units for allowing memory bits to be addressed both individually and in large and arbitrary groups are disclosed. Further a control store for configuring the FPGA is addressed as an SRAM and can be dynamically reconfigured during operation.Type: GrantFiled: June 7, 1995Date of Patent: June 18, 1996Assignee: Xilinx, Inc.Inventor: Thomas A. Kean
-
Patent number: 5500609Abstract: An field programmable gate array (FPGA) of cells arranged in rows and columns is interconnected by a hierarchical routing structure. Switches separate the cells into blocks and into blocks of blocks with routing lines interconnecting the switches to form the hierarchy. Also, select units for allowing memory bits to be addressed both individually and in large and arbitrary groups are disclosed. Further a control store for configuring the FPGA is addressed as an SRAM and can be dynamically reconfigured during operation.Type: GrantFiled: June 6, 1995Date of Patent: March 19, 1996Assignee: Xilinx, Inc.Inventor: Thomas A. Kean
-
Patent number: 5491353Abstract: A configurable cellular array is provided having a 2-dimensional array of cells in which each cell in the array has at least one input and output connection at least one bit wide to its neighbours. Each cell also has a programmable routing circuit to permit intercellular connections to be made. In one arrangement each cell contains a programmable function unit which includes a plurality of multiplexers. In a preferred arrangement the function unit and routing unit are programmable using associated Random Access Memory (RAM) areas within the cell. Each cell may be coupled to at least one global or array-crossing-signals so that all cells can be signalled simultaneously. The 2-dimensional array is rectangular and the intercell connections are orthogonal and are one bit wide.Type: GrantFiled: March 31, 1995Date of Patent: February 13, 1996Assignee: Xilinx, Inc.Inventor: Thomas A. Kean
-
Patent number: RE37195Abstract: A programmable switch for a field programmable gate array (FPGA) allows a user to reconfigure or partly reconfigure the FPGA from within the FPGA, allows an addressable configuration memory to be addressed through a set of pins for configuration and through user logic for reconfiguration. The same pins can be used for both configuration and user logic. Also signals such as chip enable and other control signals can be modified by user logic before performing their function so that chips external to the FPGA can be eliminated. Upon power-up of the chip, each programmable switch connects its pad to the programming logic which programs configuration memory, so that the programming logic can receive instructions from an external source and control programming of the core logic of the chip. The configuration memory programs not only the internal circuitry accessed by the user but also the programmable switch itself.Type: GrantFiled: January 6, 2000Date of Patent: May 29, 2001Assignee: Xilinx, Inc.Inventor: Thomas A. Kean