Patents by Inventor Thomas Aakjer
Thomas Aakjer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7839707Abstract: Structures for fuses to control repair of multiple memories embedded on an integrated circuit are provided along with methods of use. A set of fuses is shared to control repair of a plurality of memories. Some of the fuses are associated with a memory to be repaired. Others of the fuses identify how the repair is accomplished.Type: GrantFiled: September 9, 2008Date of Patent: November 23, 2010Assignee: Vitesse Semiconductor CorporationInventor: Thomas Aakjer
-
Publication number: 20100061168Abstract: Structures for fuses to control repair of multiple memories embedded on an integrated circuit are provided along with methods of use. A set of fuses is shared to control repair of a plurality of memories. Some of the fuses are associated with a memory to be repaired. Others of the fuses identify how the repair is accomplished.Type: ApplicationFiled: September 9, 2008Publication date: March 11, 2010Inventor: Thomas Aakjer
-
Patent number: 7277340Abstract: A method and a circuit are given, to implement and realize power saving Sense Electronics Endowed (SEE) memory using modified memory read cycles, named as Smart Memory Readout (SMR). In an SMR-mode read cycle, the memory is only active a small fraction of a clock cycle thus saving power. In this small fraction where the memory is enabled by SMR-mode read, the memory content is read to a shadow register and held until read by the microcontroller. Said circuit and method are designed in order to be implemented with a very economic number of components, capable to be realized with modern integrated circuit technologies.Type: GrantFiled: June 25, 2004Date of Patent: October 2, 2007Assignee: Dialog Semiconductor GmbHInventor: Thomas Aakjer
-
Patent number: 7228393Abstract: A central processor unit (CPU) accesses memory to read and write data and to read and execute program instructions. A problem arises when accessing slower Flash or electrically programmable read only memory (EPROM) with a faster CPU. A method and system has been devised which uses interleaving techniques and memory sub-sections. A memory interlace controller interfaces a faster CPU to several sub-sections of slower memory. The memory interlace controller interlaces the access of the slower memory and thus optimizing the CPU system speed.Type: GrantFiled: June 25, 2004Date of Patent: June 5, 2007Assignee: Dialog Semiconductor GmbHInventor: Thomas Aakjer
-
Patent number: 7079447Abstract: A circuit and a method are given, to realize a dynamically adapting response speed behavior of memory sense electronics for Sense Electronics Endowed (SEE) memory devices. Fast memories use sense amplifiers in the read path in order to react fast with the data being delivered from a given address position. In order to achieve short response times, these sense amplifiers are normally responding very fast with accordingly high power consumption. Dynamically reducing the response speed after a certain “on” time of operation will save power for fast memories used in conditions where the utmost speed is not needed. Said circuit and method are designed in order to be implemented with a very economic number of components, capable to be realized with modern integrated circuit technologies.Type: GrantFiled: October 21, 2004Date of Patent: July 18, 2006Assignee: Dialog Semiconductor GmbHInventor: Thomas Aakjer
-
Publication number: 20060083092Abstract: A circuit and a method are given, to realize a dynamically adapting response speed behavior of memory sense electronics for Sense Electronics Endowed (SEE) memory devices. Fast memories use sense amplifiers in the read path in order to react fast with the data being delivered from a given address position. In order to achieve short response times, these sense amplifiers are normally responding very fast with accordingly high power consumption. Dynamically reducing the response speed after a certain “on” time of operation will save power for fast memories used in conditions where the utmost speed is not needed. Said circuit and method are designed in order to be implemented with a very economic number of components, capable to be realized with modern integrated circuit technologies.Type: ApplicationFiled: October 21, 2004Publication date: April 20, 2006Inventor: Thomas Aakjer
-
Patent number: 7023750Abstract: A circuit and a method are given, to realize a dynamical biasing of memory sense amplifiers for Sense Electronics Endowed (SEE) memory devices. Fast memories uses sense amplifiers in the read path in order to react fast with the data being delivered from a given address position. In order to achieve short response times, these sense amplifiers are normally supplied with a high bias current. Dynamically reducing the bias current after a certain “on” time of operation will save power for fast memories used in conditions where the utmost speed is not needed. Said circuit and method are designed in order to be implemented with a very economic number of components, capable to be realized with modern integrated circuit technologies.Type: GrantFiled: July 23, 2004Date of Patent: April 4, 2006Assignee: Dialog Semiconductor GmbHInventor: Thomas Aakjer
-
Publication number: 20060037006Abstract: The power consumption when the memory is accessed is often a concern for low power microcontroller systems. Specifically it is desirable to minimize the power consumption during the often very long periods of processor idling time. The invention presented implements a power saving technique by replacing the program memory, containing the idle-program-routine with a simple hard wired address-decoder and coded-data-driver to produce the very few program instructions to run the processor in a permanent loop. The minimum implementation just produces the few bytes for a single instruction to jump back to its own address. As there are very few circuits involved, its memory power consumptions is nearly zero.Type: ApplicationFiled: August 30, 2004Publication date: February 16, 2006Inventor: Thomas Aakjer
-
Publication number: 20060018169Abstract: A circuit and a method are given, to realize a dynamical biasing of memory sense amplifiers for Sense Electronics Endowed (SEE) memory devices. Fast memories uses sense amplifiers in the read path in order to react fast with the data being delivered from a given address position. In order to achieve short response times, these sense amplifiers are normally supplied with a high bias current. Dynamically reducing the bias current after a certain “on” time of operation will save power for fast memories used in conditions where the utmost speed is not needed. Said circuit and method are designed in order to be implemented with a very economic number of components, capable to be realized with modern integrated circuit technologies.Type: ApplicationFiled: July 23, 2004Publication date: January 26, 2006Inventor: Thomas Aakjer
-
Publication number: 20050283582Abstract: A method and a circuit are given, to implement and realize power saving Sense Electronics Endowed (SEE) memory using modified memory read cycles, named as Smart Memory Readout (SMR). In an SMR-mode read cycle, the memory is only active a small fraction of a clock cycle thus saving power. In this small fraction where the memory is enabled by SMR-mode read, the memory content is read to a shadow register and held until read by the microcontroller. Said circuit and method are designed in order to be implemented with a very economic number of components, capable to be realized with modern integrated circuit technologies.Type: ApplicationFiled: June 25, 2004Publication date: December 22, 2005Inventor: Thomas Aakjer
-
Publication number: 20050278491Abstract: A central processor unit (CPU) accesses memory to read and write data and to read and execute program instructions. A problem arises when accessing slower Flash or electrically programmable read only memory (EPROM) with a faster CPU. A method and system has been devised which uses interleaving techniques and memory sub-sections. A memory interlace controller interfaces a faster CPU to several sub-sections of slower memory. The memory interlace controller interlaces the access of the slower memory and thus optimizing the CPU system speed.Type: ApplicationFiled: June 25, 2004Publication date: December 15, 2005Inventor: Thomas Aakjer
-
Patent number: 6819589Abstract: A new method to detect and to correct a weakly programmed cell in a nonvolatile memory device is achieved. The method comprises providing a plurality of nonvolatile memory cells. A means to read a selected cell compares the performance of the selected cell with the performance of a reference cell. A read state of the selected cell is high if the selected cell exceeds the reference cell. The read state of the selected cell is low if the selected cell exceeds the reference cell. A first read state is obtained by reading the selected cell with the reference cell biased to a first value. A second read state is obtained by reading the selected cell with the reference cell biased to a second value that is greater than the first value. The selected cell is flagged as weakly programmed, high if the first and second read states do not match. A third read state is obtained by reading the selected cell with the reference cell biased to a third value that is less than the first value.Type: GrantFiled: May 15, 2003Date of Patent: November 16, 2004Assignee: Dialog Semiconductor GmbHInventor: Thomas Aakjer
-
Publication number: 20040218420Abstract: A new method to detect and to correct a weakly programmed cell in a nonvolatile memory device is achieved. The method comprises providing a plurality of nonvolatile memory cells. A means to read a selected cell compares the performance of the selected cell with the performance of a reference cell. A read state of the selected cell is high if the selected cell exceeds the reference cell. The read state of the selected cell is low if the selected cell exceeds the reference cell. A first read state is obtained by reading the selected cell with the reference cell biased to a first value. A second read state is obtained by reading the selected cell with the reference cell biased to a second value that is greater than the first value. The selected cell is flagged as weakly programmed, high if the first and second read states do not match. A third read state is obtained by reading the selected cell with the reference cell biased to a third value that is less than the first value.Type: ApplicationFiled: May 15, 2003Publication date: November 4, 2004Applicant: Dialog Semiconductor GmbhInventor: Thomas Aakjer