Patents by Inventor Thomas Edward Rosser
Thomas Edward Rosser has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7552040Abstract: A method and system for modeling logical circuit blocks including transistor gate capacitance loading effects provides improved simulation of logical circuit block transition times and delay times. The non-linear behavior of transistor gates of other logical circuit block inputs that are connected to the logical circuit block output is taken into account by a transition time function and a delay time function that are each separately dependent on static capacitance and transistor gate capacitance and can be used to determine logical circuit block timing and output performance. A separate N-channel and P-channel gate capacitance may also be used as inputs to the transition time and delay time functions to provide further improvement, or a ratio of N-channel to P-channel capacitances may alternatively be used as input to the transition time and delay time functions.Type: GrantFiled: February 13, 2003Date of Patent: June 23, 2009Assignee: International Business Machines CorporationInventors: Barry Lee Dorfman, Thomas Edward Rosser, Jeffrey Paul Soreff
-
Publication number: 20080270955Abstract: The illustrative embodiments provide a computer implemented method and apparatus for modifying an existing circuit design. For a modification in a design of a circuit, the circuit design tool receives a code describing the modification, and a design of the circuit. The design of the circuit includes a first design, which includes a design for a number of metallic layers in the circuit. The design of the circuit further includes a second design, which includes and a design for a number of non-metallic layers in the circuit. The circuit design tool identifies a set of hooks, a set of disconnected components, and a set of filler cells in the design of the circuit. The circuit design tool produces a modification design, which is implemented in a revision of the first design, using the code, and one or more of the hooks, the disconnected components, and the filler cells.Type: ApplicationFiled: April 27, 2007Publication date: October 30, 2008Inventors: John Mack Isakson, Jerry Don Lewis, Thomas Edward Rosser, Chin Ngai Sze
-
Publication number: 20080177517Abstract: Techniques for modeling delay and transition times of logical circuit blocks including transistor gate capacitance loading effects provides improved simulation of logical circuit block transition times and delay times. The non-linear behavior of transistor gates of other logical circuit block inputs that are connected to the logical circuit block output is taken into account by a transition time function and a delay time function that are each separately dependent on static capacitance and transistor gate capacitance and can be used to determine logical circuit block timing and output performance. A separate N-channel and P-channel gate capacitance may also be used as inputs to the transition time and delay time functions to provide further improvement, or a ratio of N-channel to P-channel capacitances may alternatively be used as input to the transition time and delay time functions.Type: ApplicationFiled: March 26, 2008Publication date: July 24, 2008Inventors: Barry Lee Dorfman, Thomas Edward Rosser, Jeffrey Paul Soreff
-
Patent number: 7194394Abstract: A technique for detecting and correcting inaccuracies in curve-fitted models. Humps and dips in a curve-fitted model are identified. An analysis is performed on the humps and dips to determine if they are large enough to warrant correction. If so, then the source of the simulation and/or empirical data is modified to taking corrective action to improve the curve fit between the edge point and the next actual simulation and/or empirical data point.Type: GrantFiled: November 15, 2001Date of Patent: March 20, 2007Assignee: International Business Machines CorporationInventors: Barry Lee Dorfman, Thomas Edward Rosser
-
Patent number: 6922818Abstract: A method and apparatus for reducing power consumption of a clocked circuit containing a plurality of latches is provided. A first latch, within the plurality of latches, is located which has more than a predetermined slack. The possibility of substituting an available second latch, that requires less power to operate, is then determined, subject to the constraint that the slack after substitution should still be positive, although it may be less than the predetermined number mentioned above. Where such a possibility is determined to exist, the first latch is then replaced with the available second latch.Type: GrantFiled: April 12, 2001Date of Patent: July 26, 2005Assignee: International Business Machines CorporationInventors: Sam Gat-Shang Chu, Joachim Gerhard Clabes, Michael Normand Goulet, Thomas Edward Rosser, James Douglas Warnock
-
Publication number: 20040162716Abstract: A method and system for modeling logical circuit blocks including transistor gate capacitance loading effects provides improved simulation of logical circuit block transition times and delay times. The non-linear behavior of transistor gates of other logical circuit block inputs that are connected to the logical circuit block output is taken into account by a transition time function and a delay time function that are each separately dependent on static capacitance and transistor gate capacitance and can be used to determine logical circuit block timing and output performance. A separate N-channel and P-channel gate capacitance may also be used as inputs to the transition time and delay time functions to provide further improvement, or a ratio of N-channel to P-channel capacitances may alternatively be used as input to the transition time and delay time functions.Type: ApplicationFiled: February 13, 2003Publication date: August 19, 2004Applicant: International Business Machines CorporationInventors: Barry Lee Dorfman, Thomas Edward Rosser, Jeffrey Paul Soreff
-
Patent number: 6728944Abstract: A method, system, and computer product are disclosed for improving wireability near clock nets in a logic design that includes multiple logic blocks. Each of the logic blocks has an actual physical size. Logic blocks that are a particular type are identified. During placement of the logic blocks, an apparent physical size of each of the identified logic blocks is utilized as a physical size for the identified logic block. The apparent physical size is larger than the actual physical size. During routing, the actual physical size of each of the identified logic blocks is utilized.Type: GrantFiled: November 29, 2001Date of Patent: April 27, 2004Assignee: Intenational Business Machines CorporationInventors: Joachim Gerhard Clabes, Thomas Edward Rosser
-
Patent number: 6654943Abstract: A method, system, and computer product are disclosed for correcting anticipated problems related to global routing during logic synthesis. Synthesis is begun of a circuit design that includes multiple logic functions. During the synthesis, multiple logic books are selected to use to implement the logic function. Also during synthesis, at least one of the logic books is identified that is sensitive to a change in output wire capacitance of the identified logic book, where a value of the output wire capacitance is related to a routing of the wire. A strength of each identified logic book is then increased.Type: GrantFiled: October 11, 2001Date of Patent: November 25, 2003Assignee: International Business Machines CorporationInventors: Joachim Gerhard Clabes, Thomas Edward Rosser
-
Publication number: 20030101427Abstract: A method, system, and computer product are disclosed for improving wireability near clock nets in a logic design that includes multiple logic blocks. Each of the logic blocks has an actual physical size. Ones of the logic blocks that are a particular type are identified. During placement of the logic blocks, an apparent physical size of each of the identified logic blocks is utilized as a physical size for the identified logic block. The apparent physical size is larger than the actual physical size. During routing, the actual physical size of each of the identified logic blocks is utilized.Type: ApplicationFiled: November 29, 2001Publication date: May 29, 2003Applicant: IBM CorporationInventors: Joachim Gerhard Clabes, Thomas Edward Rosser
-
Publication number: 20030093235Abstract: A method and apparatus for detecting and correcting inaccuracies in curve-fitted models are provided. With the apparatus and method, humps and dips in a curve fit of actual simulation and/or empirical data are identified. After having identified the humps and dips, an analysis is performed on the humps and dips to determine if they are large enough to warrant correction. Such a determination, in a preferred embodiment, involves taking an absolute value of a difference between a value at an edge point of the hump or dip and a value at the maximum or minimum point on the hump or dip, and comparing the absolute value of the difference to the value at the edge point. If the comparison indicates that the absolute value of the difference is greater than the value at the edge point by a threshold amount, then the hump or dip is determined to be large enough to require correction.Type: ApplicationFiled: November 15, 2001Publication date: May 15, 2003Applicant: IBM CorporationInventors: Barry Lee Dorfman, Thomas Edward Rosser
-
Publication number: 20030074645Abstract: A method, system, and computer product are disclosed for correcting anticipated problems related to global routing during logic synthesis. Synthesis is begun of a circuit design that includes multiple logic functions. During the synthesis, multiple logic books are selected to use to implement the logic function. Also during synthesis, at least one of the logic books is identified that is sensitive to a change in output wire capacitance of the identified logic book, where a value of the output wire capacitance is related to a routing of the wire. A strength of each identified logic book is then increased.Type: ApplicationFiled: October 11, 2001Publication date: April 17, 2003Applicant: International Business Machines CorporationInventors: Joachim Gerhard Clabes, Thomas Edward Rosser
-
Patent number: 6526543Abstract: A method, system, and computer program product are disclosed for optimizing logic during synthesis of a logic design. A first timing path within the logic design is identified. The first timing path has first logic to be optimized in order to improve timing in the first timing path. A determination is then made regarding whether an input node to the first timing path is a particular device. In response to the input node being the particular device, a determination is made regarding whether optimizing second logic included in a second timing path having the particular device as its output node will improve timing in the first timing path. In response to a determination that optimizing the second logic will improve timing in the first timing path, both the second logic and the first logic are selected to be optimized.Type: GrantFiled: November 29, 2001Date of Patent: February 25, 2003Assignee: International Business Machines CorporationInventor: Thomas Edward Rosser
-
Publication number: 20020152409Abstract: A method and apparatus for reducing power consumption of a clocked circuit containing a plurality of latches is provided. A first latch, within the plurality of latches, is located which has more than a predetermined slack. The possibility of substituting an available second latch (requiring less power to operate) is then determined, subject to the constraint that the slack after substitution should still be positive, although it may be less than the predetermined number mentioned above. Where such a possibility is determined to exist, the first latch is then replaced with the available second latch.Type: ApplicationFiled: April 12, 2001Publication date: October 17, 2002Applicant: International Business Machines CorporationInventors: Sam Gat-Shang Chu, Joachim Gerhard Clabes, Michael Normand Goulet, Thomas Edward Rosser, James Douglas Warnock
-
Patent number: 6460166Abstract: An algorithm for efficient restructuring of logic circuitry to improve selected characteristics (delay and/or area). Along a path through the logic circuitry, the logic is converted to equivalent implementations with the same Boolean function using specific choices from the library of available cells, such that these conversions provide an improvement in the cost/benefit for the selected characteristics.Type: GrantFiled: December 16, 1998Date of Patent: October 1, 2002Assignee: International Business Machines CorporationInventors: Lakshmi Narasimha Reddy, Thomas Edward Rosser
-
Patent number: 6339835Abstract: A typical domino logic circuit has a foot device, which is the n-type evaluate transistor coupled between the n-type logic circuitry receiving the data inputs and the ground potential. This AND function provides an opportunity to move full domino AND blocks fed by full domino books of any type to the clock input of the source book. This makes the source book act like a pseudo-clocked book with a reset that must propagate from the AND block moved to its clock input. If the AND block were on the critical path, a complete stage of logic can be removed.Type: GrantFiled: June 10, 1999Date of Patent: January 15, 2002Assignee: International Business Machines CorporationInventors: Lakshmi Narasimha Reddy, Thomas Edward Rosser
-
Patent number: 6282695Abstract: A redesigning of dynamic logic circuitry inputs into a process implemented in a computer the dynamic logic circuitry to be redesigned as a set of boolean equations. Along a path through the logic circuitry, the logic circuitry is converted into AND and OR books, or blocks of circuitry. Then various portions of these books are compared to a library of AND/OR and OR/AND books. A list of these possible substitutions from the comparison step is produced. From the list, a selection process selects those substitutions providing a best cost benefit.Type: GrantFiled: December 16, 1998Date of Patent: August 28, 2001Assignee: International Business Machines CorporationInventors: Lakshmi Narasimha Reddy, Thomas Edward Rosser
-
Patent number: 6035110Abstract: A certain type of gates, such as NOT gates, in a logic network are moved to the network boundary (i.e., inputs or outputs), at least in part, by selecting nodes in the network as candidate nodes for choosing among to determine output phase assignments. Such a candidate node is selected in response to non-reconvergence of branches fanning out from the node.Type: GrantFiled: December 9, 1996Date of Patent: March 7, 2000Assignee: International Business Machines CorporationInventors: Ruchir Puri, Andrew Augustus Bjorksten, Thomas Edward Rosser
-
Patent number: 6018621Abstract: At least one certain type of logic gates, such as NOT gates, in a network of logic gates are moved to the network inputs and outputs, by converting the logic gates in the network to certain types of gates, such as AND, OR and NOT gates. A region in the network is identified for selecting, within the region, between propagating the one certain type of gates to a) the network inputs, and b) the network outputs. The region is identified in response to "reconvergent fanout nodes". A reconvergent fanout node defines a loop having two branches which diverge at the node and reconverge thereafter.Type: GrantFiled: December 9, 1996Date of Patent: January 25, 2000Assignee: International Business Machines CorporationInventors: Ruchir Puri, Andrew Augustus Bjorksten, Thomas Edward Rosser
-
Patent number: 5903467Abstract: In designing a logic network a plurality of nodes are identified which define incompatible output phase assignments. Certain of the incompatible nodes are selected for assigning the output phases, so that NOT gates in the fan-out cone of such a selected node are moved to the network outputs. In a further aspect, the selecting is in response to the number of logic gates in the fan-in cones of the incompatible nodes.Type: GrantFiled: December 10, 1996Date of Patent: May 11, 1999Assignee: International Business Machines CorporationInventors: Ruchir Puri, Andrew Augustus Bjorksten, Thomas Edward Rosser
-
Patent number: 5774369Abstract: A method is provided to remove redundancies in multi-level logic networks caused by reconverging signals at Boolean sum and product nodes. Generally, sum and product nodes which have potential redundancies are first identified. For each reconvergent signal at each of the nodes, it is determined whether it introduces redundancies using nondestructive Boolean analysis. No two-level expansion is made of the logic network. Moreover, for each confirmed redundancy, a redundant term is identified using Boolean analysis. Finally, the redundancy is removed, if desirable.Type: GrantFiled: June 6, 1995Date of Patent: June 30, 1998Assignee: International Business Machines CorporationInventors: Paul William Horstmann, Thomas Edward Rosser, Prashant Srinivasrao Sawkar