Patents by Inventor Thomas Friebel
Thomas Friebel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10613883Abstract: Systems and methods for the management of migrations of virtual machine instances are provided. In response to a request to migrate a virtual machine instance, a migration manager may provide estimates regarding the requested migration before initiating the migration. During the migration process, the migration manager may report status or request instructions regarding the migration based on various determined migration events, thereby facilitating external control of the migration process.Type: GrantFiled: June 2, 2017Date of Patent: April 7, 2020Assignee: Amazon Technologies, Inc.Inventors: Diwakar Gupta, Thomas Friebel, Sebastian Martin Biemueller, Bret David Kiraly
-
Patent number: 10404579Abstract: Techniques for managing a critical phase of a virtual machine migration are described herein. During the critical phase, which must be kept as short as possible, a virtual machine instance is paused, network packets are rerouted to a temporary packet queue, and messages associated with managing synchronization of block storage devices are dispatched to an entity configured to manage those connections. After the block storage devices are synchronized, the network packets are released from the temporary packet queue to the new location of the virtual machine instance.Type: GrantFiled: December 7, 2015Date of Patent: September 3, 2019Assignee: Amazon Technologies, Inc.Inventors: Sebastian Martin Biemueller, Georgios Elissaios, Diwakar Gupta, Hui Ma, Pieter Kristian Brouwer, Mohammad Farhan Husain, Thomas Friebel
-
Publication number: 20180039899Abstract: Remote computing resource service providers allow customers to execute virtual computer systems in a virtual environment on hardware provided by the computing resource service provider. The hardware may be distributed between various geographic locations connected by a network. The distributed environment may increase latency of various operations of the virtual computer systems executed by the customer. To reduce latency of various operations predictive modeling is used to predict the occurrence of various operations and initiate the operations before they may occur, thereby reducing the amount of latency perceived by the customer.Type: ApplicationFiled: March 20, 2017Publication date: February 8, 2018Inventors: Sebastian Martin Biemueller, Christopher Richard Jacques de Kadt, Mathew Daniel, Adi Meyers, James Alfred Gordon Greenfield, Thomas Friebel, Jean-Paul Bauer, Benjamin Van Der Merwe
-
Publication number: 20170269951Abstract: Systems and methods for the management of migrations of virtual machine instances are provided. In response to a request to migrate a virtual machine instance, a migration manager may provide estimates regarding the requested migration before initiating the migration. During the migration process, the migration manager may report status or request instructions regarding the migration based on various determined migration events, thereby facilitating external control of the migration process.Type: ApplicationFiled: June 2, 2017Publication date: September 21, 2017Inventors: Diwakar Gupta, Thomas Friebel, Sebastian Martin Biemueller, Bret David Kiraly
-
Patent number: 9672054Abstract: Systems and methods for the management of migrations of virtual machine instances are provided. In response to a request to migrate a virtual machine instance, a migration manager may provide estimates regarding the requested migration before initiating the migration. During the migration process, the migration manager may report status or request instructions regarding the migration based on various determined migration events, thereby facilitating external control of the migration process.Type: GrantFiled: December 5, 2014Date of Patent: June 6, 2017Assignee: AMAZON TECHNOLOGIES, INC.Inventors: Diwakar Gupta, Thomas Friebel, Sebastian Martin Biemueller, Bret David Kiraly
-
Patent number: 9600774Abstract: Remote computing resource service providers allow customers to execute virtual computer systems in a virtual environment on hardware provided by the computing resource service provider. The hardware may be distributed between various geographic locations connected by a network. The distributed environment may increase latency of various operations of the virtual computer systems executed by the customer. To reduce latency of various operations predictive modeling is used to predict the occurrence of various operations and initiate the operations before they may occur, thereby reducing the amount of latency perceived by the customer.Type: GrantFiled: September 25, 2013Date of Patent: March 21, 2017Assignee: Amazon Technologies, Inc.Inventors: Sebastian Martin Biemueller, Christopher Richard Jacques de Kadt, Mathew Daniel, Adi Meyers, James Alfred Gordon Greenfield, Thomas Friebel, Jean-Paul Bauer, Benjamin Van Der Merwe
-
Patent number: 8490089Abstract: A method includes, in a virtualized processing system, generating a local value of a first counter. The local value is accessible while executing in a first mode of the virtualized processing system. The local value is generated based on a value of a second counter and a ratio of a rate of the first counter to a rate of the second counter. The first counter is inaccessible while executing in the first mode of the virtualized processing system and accessible while executing in a second mode of the virtualized processing system. The first mode may be a guest mode and the second mode may be a host mode. The first counter may be an ACPI Power Management Timer. The second counter may be a Time Stamp Counter.Type: GrantFiled: November 5, 2010Date of Patent: July 16, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Thomas Friebel, Uwe Dannowski, Sebastian Biemueller
-
Patent number: 8195917Abstract: A processor including a virtual memory paging mechanism. The virtual memory paging mechanism enables an operating system operating on the processor to use pages of a first size and a second size, the second size being greater than the first size. The mechanism further enables the operating system to use superpages including two or more contiguous pages of the first size. The size of a superpage is less than the second size. The processor further includes a page table having a separate entry for each of the pages included in each superpage. The operating system accesses each superpage using a single virtual address. The mechanism interprets a single entry in a translation lookaside buffer TLB as referring to a region of memory comprising a set of pages that correspond to a superpage in response to detecting a superpage enable indicator associated with the entry in the TLB is asserted.Type: GrantFiled: July 1, 2009Date of Patent: June 5, 2012Assignee: Advanced Micro Devices, Inc.Inventors: Michael P. Hohmuth, Uwe M. Dannowski, Sebastian Biemueller, David S. Christie, Stephan Diestelhorst, Thomas Friebel
-
Publication number: 20120117564Abstract: A method includes, in a virtualized processing system, generating a local value of a first counter. The local value is accessible while executing in a first mode of the virtualized processing system. The local value is generated based on a value of a second counter and a ratio of a rate of the first counter to a rate of the second counter. The first counter is inaccessible while executing in the first mode of the virtualized processing system and accessible while executing in a second mode of the virtualized processing system. The first mode may be a guest mode and the second mode may be a host mode. The first counter may be an ACPI Power Management Timer. The second counter may be a Time Stamp Counter.Type: ApplicationFiled: November 5, 2010Publication date: May 10, 2012Inventors: Thomas Friebel, Uwe Dannowski, Sebastian Biemueller
-
Publication number: 20110004739Abstract: A processor including a virtual memory paging mechanism. The virtual memory paging mechanism enables an operating system operating on the processor to use pages of a first size and a second size, the second size being greater than the first size. The mechanism further enables the operating system to use superpages including two or more contiguous pages of the first size. The size of a superpage is less than the second size. The processor further includes a page table having a separate entry for each of the pages included in each superpage. The operating system accesses each superpage using a single virtual address. The mechanism interprets a single entry in a translation lookaside buffer TLB as referring to a region of memory comprising a set of pages that correspond to a superpage in response to detecting a superpage enable indicator associated with the entry in the TLB is asserted.Type: ApplicationFiled: July 1, 2009Publication date: January 6, 2011Inventors: Michael P. Hohmuth, Uwe M. Dannowski, Sebastian Biemueller, David S. Christie, Stephan Diestelhorst, Thomas Friebel