Patents by Inventor Thomas H. Koschmieder
Thomas H. Koschmieder has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10217713Abstract: The present disclosure provides for embodiments of packaged semiconductor devices. In one embodiment, a packaged semiconductor device for a die includes an exposed structure. The die has an active surface and a backside surface opposite the active surface. A first surface of the exposed structure is joined to die attach material, and the die attach material is further joined to the backside surface of the die. The exposed structure includes a plurality of openings through the exposed structure within a perimeter of the die, and the die is exposed through the plurality of openings.Type: GrantFiled: December 22, 2016Date of Patent: February 26, 2019Assignee: NXP USA, Inc.Inventors: Sheila F. Chopin, Thomas H. Koschmieder, Varughese Mathew
-
Publication number: 20170098618Abstract: The present disclosure provides for embodiments of packaged semiconductor devices. In one embodiment, a packaged semiconductor device for a die includes an exposed structure. The die has an active surface and a backside surface opposite the active surface. A first surface of the exposed structure is joined to die attach material, and the die attach material is further joined to the backside surface of the die. The exposed structure includes a plurality of openings through the exposed structure within a perimeter of the die, and the die is exposed through the plurality of openings.Type: ApplicationFiled: December 22, 2016Publication date: April 6, 2017Inventors: Sheila F. CHOPIN, Thomas H. KOSCHMIEDER, Varughese MATHEW
-
Patent number: 9431313Abstract: A device includes an integrated circuit (IC) carrier for a semiconductor device, and a coating on the IC carrier. In the presence of an electrical field or a magnetic field, the coating includes a first functional group that attracts anions and a second functional group that attracts cations.Type: GrantFiled: February 19, 2015Date of Patent: August 30, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Varughese Mathew, Thomas H. Koschmieder
-
Publication number: 20160247738Abstract: A device includes an integrated circuit (IC) carrier for a semiconductor device, and a coating on the IC carrier. In the presence of an electrical field or a magnetic field, the coating includes a first functional group that attracts anions and a second functional group that attracts cations.Type: ApplicationFiled: February 19, 2015Publication date: August 25, 2016Inventors: VARUGHESE MATHEW, THOMAS H. KOSCHMIEDER
-
Publication number: 20160071787Abstract: The present disclosure provides for embodiments of packaged semiconductor devices. In one embodiment, a packaged semiconductor device for a die includes an exposed structure. The die has an active surface and a backside surface opposite the active surface. A first surface of the exposed structure is joined to die attach material, and the die attach material is further joined to the backside surface of the die. The exposed structure includes a plurality of openings through the exposed structure within a perimeter of the die, and the die is exposed through the plurality of openings.Type: ApplicationFiled: September 8, 2014Publication date: March 10, 2016Inventors: SHEILA F. CHOPIN, THOMAS H. KOSCHMIEDER, VARUGHESE MATHEW
-
Publication number: 20160064316Abstract: A packaged semiconductor device having a package substrate that includes a plurality of electrical contacts on a first major surface and a die positioned on a second major surface. Each of the plurality of electrical contacts includes a perimeter portion. A first subset of the electrical contacts have more than fifty percent of the perimeter portion bounded by a solder mask. A second subset of the electrical contacts have less than fifty percent of the perimeter portion bounded by a solder mask. The die is positioned over only the first subset of the electrical contacts.Type: ApplicationFiled: August 29, 2014Publication date: March 3, 2016Inventors: Burton J. Carpenter, Thomas H. Koschmieder
-
Publication number: 20150091196Abstract: A mechanism is provided by which delamination of a substrate of a system-in-package is prevented. A mold lock feature is provided within the substrate that allows the mold compound forming the encapsulant to flow into the mold lock feature, thereby anchoring the encapsulant to the substrate. The mold lock features can be provided in areas of the substrate where higher stresses due to component configuration are predicted. Aspects of the present invention provide for a method of forming the mold lock features that is compatible with current methods of forming laminate substrates, and thereby do not require an increase in cost for manufacturing the substrate.Type: ApplicationFiled: September 30, 2013Publication date: April 2, 2015Inventor: Thomas H. Koschmieder
-
Publication number: 20140151865Abstract: A mechanism is provided by optically inspectable surface mount bonding of no-leads packages is enhanced. Embodiments of the present invention use a lead frame within the no-leads package that provides a plated surface not only along the bottom of the package but also in a direction substantially parallel to the sides of the package. Since the plated surface has a greater affinity for solder during a reflow process than does the bare metal of the lead frame, toe fillets have a greater chance of forming in a manner that can be optically inspected during a test for quality of the bonding of the package to a printed circuit board. In addition, a mold chase that conforms to the shape of the lead frame is used to prevent mold compound from adhering to the portions of the lead frame external to the package that are used as electrical contacts.Type: ApplicationFiled: November 30, 2012Publication date: June 5, 2014Inventor: Thomas H. Koschmieder
-
Patent number: 7938016Abstract: An apparatus and method uses a die having at least one perimeter side with multiple pads. A structure is positioned between the at least one perimeter side and the multiple pads having multiple layers within the die. The structure functions as both a strain gauge and a crack stop. The structure arrests cracks from propagating from the at least one perimeter side to an interior of the die and provides an electrical resistance value as a function of an amount of strain existing where the structure is positioned. In another form the structure is implemented on a substrate such as a printed circuit board rather than in a semiconductor die.Type: GrantFiled: March 20, 2009Date of Patent: May 10, 2011Assignee: Freescale Semiconductor, Inc.Inventor: Thomas H. Koschmieder
-
Publication number: 20100236334Abstract: An apparatus and method uses a die having at least one perimeter side with multiple pads. A structure is positioned between the at least one perimeter side and the multiple pads having multiple layers within the die. The structure functions as both a strain gauge and a crack stop. The structure arrests cracks from propagating from the at least one perimeter side to an interior of the die and provides an electrical resistance value as a function of an amount of strain existing where the structure is positioned. In another form the structure is implemented on a substrate such as a printed circuit board rather than in a semiconductor die.Type: ApplicationFiled: March 20, 2009Publication date: September 23, 2010Inventor: Thomas H. Koschmieder
-
Patent number: 7074627Abstract: A solder system includes a lead (Pb) indicator and a solder flux. A method for forming a semiconductor device includes providing a carrier, applying the solder system to the carrier, coupling the terminal to the carrier via the solder system, melting the solder system to attach the terminal to the carrier and form a completed semiconductor device, and determining if the completed semiconductor device has a different predetermined property from the solder system.Type: GrantFiled: June 29, 2004Date of Patent: July 11, 2006Assignee: Freescale Semiconductor, Inc.Inventors: Terry E. Burnette, Thomas H. Koschmieder
-
Patent number: 7067907Abstract: Improved electro-mechanical connections between a packaged semiconductor die (12) and a printed circuit board (60) with reduced standoff height and pitch are created by the use of a non-planar semiconductor package substrate (24) having a surface with angulated portions. Electrically conductive surfaces (54) are formed over the angulated portions. In one embodiment, the electrically conductive surfaces may be formed by forming an electrically conductive surface (54) over a non-planar or angulated package substrate (42). The electrically conductive angulated surfaces improve reliability of solder joints (70) upon connecting the packaged semiconductor die to the printed circuit board (60). The gaps within the solder mask openings provide a thin profile and improved pitch. In one form, the die may be on a same side of the package as the angulated substrate surface.Type: GrantFiled: March 27, 2003Date of Patent: June 27, 2006Assignee: Freescale Semiconductor, Inc.Inventors: Thomas H. Koschmieder, Terry E. Burnette
-
Publication number: 20040188812Abstract: Improved electro-mechanical connections between a packaged semiconductor die (12) and a printed circuit board (60) with reduced standoff height and pitch are created by the use of a non-planar semiconductor package substrate (24) having a surface with angulated portions. Electrically conductive surfaces (54) are formed over the angulated portions. In one embodiment, the electrically conductive surfaces may be formed by forming an electrically conductive surface (54) over a non-planar or angulated package substrate (42). The electrically conductive angulated surfaces improve reliability of solder joints (70) upon connecting the packaged semiconductor die to the printed circuit board (60). The gaps within the solder mask openings provide a thin profile and improved pitch. In one form, the die may be on a same side of the package as the angulated substrate surface.Type: ApplicationFiled: March 27, 2003Publication date: September 30, 2004Inventors: Thomas H. Koschmieder, Terry E. Burnette
-
Publication number: 20030102535Abstract: A semiconductor device (50) includes a semiconductor die (52) having electronic circuitry that is connected to a substrate (54). The substrate (54) is used to interface the semiconductor die (52) to a printed circuit board (64). The substrate (54) includes a plurality of bonding pads (56, 58). A first portion of the plurality of bonding pads are soldermask defined (SMD) bonding pads (56) and a second portion of the plurality of bonding pads are non-soldermask defined (NSMD) bonding pads (58). Using a combination of SMD and NSMD bonding pads provides the advantages of good thermal cycling reliability and good bending reliability over devices that have only SMD bonding pads or NSMD bonding pads.Type: ApplicationFiled: January 15, 2003Publication date: June 5, 2003Inventors: Terry E. Burnette, Thomas H. Koschmieder, Andrew J. Mawer
-
Patent number: 6552436Abstract: A semiconductor device (50) includes a semiconductor die (52) having electronic circuitry that is connected to a substrate (54). The substrate (54) is used to interface the semiconductor die (52) to a printed circuit board (64). The substrate (54) includes a plurality of bonding pads (56, 58). A first portion of the plurality of bonding pads are soldermask defined (SMD) bonding pads (56) and a second portion of the plurality of bonding pads are non-soldermask defined (NSMD) bonding pads (58). Using a combination of SMD and NSMD bonding pads provides the advantages of good thermal cycling reliability and good bending reliability over devices that have only SMD bonding pads or NSMD bonding pads.Type: GrantFiled: December 8, 2000Date of Patent: April 22, 2003Assignee: Motorola, Inc.Inventors: Terry E. Burnette, Thomas H. Koschmieder, Andrew J. Mawer
-
Publication number: 20020070451Abstract: A semiconductor device (50) includes a semiconductor die (52) having electronic circuitry that is connected to a substrate (54). The substrate (54) is used to interface the semiconductor die (52) to a printed circuit board (64). The substrate (54) includes a plurality of bonding pads (56, 58). A first portion of the plurality of bonding pads are soldermask defined (SMD) bonding pads (56) and a second portion of the plurality of bonding pads are non-soldermask defined (NSMD) bonding pads (58). Using a combination of SMD and NSMD bonding pads provides the advantages of good thermal cycling reliability and good bending reliability over devices that have only SMD bonding pads or NSMD bonding pads.Type: ApplicationFiled: December 8, 2000Publication date: June 13, 2002Inventors: Terry E. Burnette, Thomas H. Koschmieder, Andrew J. Mawer