Patents by Inventor Thomas L. Murray, Jr.
Thomas L. Murray, Jr. has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6311286Abstract: The invention is directed to a memory controller for use with memory having varying timing characteristics. In particular, the timing characteristics of the various memory devices are determined and used to generate timing signals commensurate with each particular memory device.Type: GrantFiled: June 10, 1994Date of Patent: October 30, 2001Assignee: NEC CorporationInventors: James F. Bertone, Bruno DiPlacido, Jr., Thomas F Joyce, Martin Massucci, Lance J. McNally, Thomas L. Murray, Jr., Chester M. Nibby, Jr., Michelle A. Pence, Marc Sanfacon, Jian-Kuo Shen, Jeffrey S. Somers, G. Lewis Steiner
-
Patent number: 6125436Abstract: A symmetric multiprocessing system with a unified environment and distributed system functions provides unified address space for all functional units in the system while distributing the execution of various system functions over the functional units of the system whereby each functional unit assumes responsibility for its own aspects of these operations. In addition, the system provides improved system bus operation for transfer of data from memory.Type: GrantFiled: May 12, 1997Date of Patent: September 26, 2000Assignee: NEC CorporationInventors: James F. Bertone, Bruno DiPlacido, Jr., Thomas F. Joyce, Martin Massucci, Lance J. McNally, Thomas L. Murray, Jr., Chester M. Nibby, Jr., Michelle A. Pence, Marc Sanfacon, Jian-Kuo Shen, Jeffrey S. Somers, G. Lewis Steiner
-
Patent number: 5956522Abstract: A symmetric multiprocessing system with a unified environment and distributed system functions provides unified address space for all functional units in the system while distributing the execution of various system functions over the functional units of the system whereby each functional unit assumes responsibility for its own aspects of these operations. In addition, the system provides improved system bus operation for transfer of data from memory.Type: GrantFiled: March 16, 1995Date of Patent: September 21, 1999Assignee: Packard Bell NECInventors: James F. Bertone, Bruno DiPlacido, Jr., Thomas F Joyce, Martin Massucci, Lance T. McNally, Thomas L. Murray, Jr., Chester M. Nibby, Jr., Michelle A. Pence, Marc Sanfacon, Jian-Kuo Shen, Jeffrey S. Somers, G. Lewis Steiner
-
Patent number: 5809340Abstract: Timing calculator means in a computer system are used to adaptively generate an appropriate access signal, to one of a plurality of memory types, based on first and second timing control values, wherein the first timing control value represents information specific to and limited to the start of a memory operation and wherein the second timing control value represents information representing other timing events. That is, the state machine of the present invention requires a distinct starting control value, separate from other timing values, for calculation of appropriate memory access parameters.Type: GrantFiled: August 12, 1997Date of Patent: September 15, 1998Assignee: Packard Bell NECInventors: James F. Bertone, Bruno DiPlacido, Jr., Thomas F. Joyce, Martin Massucci, Lance J. McNally, Thomas L. Murray, Jr., Chester M. Nibby, Jr., Michelle A. Pence, Marc Sanfacon, Jian-Kuo Shen, Jeffrey S. Somers, G. Lewis Steiner, William S. Wu, Norman J. Rasmussen, Suresh K. Marisetty, Puthiya K. Nizar
-
Patent number: 5522069Abstract: A symmetric multiprocessing system with a unified environment and distributed system functions provides unified address space for all functional units in the system while distributing the execution of various system functions over the functional units of the system whereby each functional unit assumes responsibility for its own aspects of these operations. In addition, the system provides improved system bus operation for transfer of data from memory.Type: GrantFiled: June 10, 1994Date of Patent: May 28, 1996Assignee: Zenith Data Systems CorporationInventors: James F. Bertone, Bruno DiPlacido, Jr., Thomas F. Joyce, Martin Massucci, Lance J. McNally, Thomas L. Murray, Jr., Chester M. Nibby, Jr., Michelle A. Pence, Marc Sanfacon, Jian-Kuo Shen, Jeffrey S. Somers, G. Lewis Steiner, William S. Wu, Norman J. Rasmussen, Suresh K. Marisetty, Puthiya K. Nizar
-
Patent number: 5517648Abstract: A symmetric multiprocessing system with a unified environment and distributed system functions provides unified address space for all functional units in the system while distributing the execution of various system functions over the functional units of the system whereby each functional unit assumes responsibility for its own aspects of these operations. In addition, the system provides improved system bus operation for transfer of data from memory.Type: GrantFiled: March 16, 1995Date of Patent: May 14, 1996Assignee: Zenith Data Systems CorporationInventors: James F. Bertone, Bruno DiPlacido, Jr., Thomas F. Joyce, Martin Massucci, Lance J. McNally, Thomas L. Murray, Jr., Chester M. Nibby, Jr., Michelle A. Pence, Marc Sanfacon, Jian-Kuo Shen, Jeffrey S. Somers, G. Lewis Steiner
-
Patent number: 4979104Abstract: A microprocessor control system for use in an asynchronous data communication system and comprising a receive microprocessor and a transmit microprocessor along with a paged memory for storing channel line tables. Separate receive and transmit channel number registers control access to the paged memory. Control means is provided preferably in the form of a programmable memory for controlling the sequenching of channel numbers whereby one microprocessor is adapted to access channels in an incrementing manner while the other accesses in decrementing manner. When one microprocessor gains access to a specific line table excludes the other microprocessor from accessing that line table until the first microprocessor suspends off of that line table.Type: GrantFiled: March 31, 1987Date of Patent: December 18, 1990Assignee: Bull HN Information Systems Inc.Inventors: Thomas O. Holtey, Thomas L. Murray, Jr., Wayne A. Perzan, Scott W. Smith
-
Patent number: 4965721Abstract: A firmware state apparatus for controlling data transfer on multiple independent data lines between a telephone communications system and computer system. At least one processor having a program counter is employed for control data transfer. A processor memory is associated with the processor and has a plurality of firmware instructions divided into groups based upon the number of predefined states which are required for performing data transfer. Certain groups of instructions include test instructions for evaluating conditions related to the line to control sequencing to a next one of the predefined states. A shared memory has a plurality of locations for line table information for at least one line with at least one location containing a program counter address specifying a starting instruction of a corresponding one of the group of instructions to be executed by the processor.Type: GrantFiled: March 31, 1987Date of Patent: October 23, 1990Assignee: Bull HN Information Systems Inc.Inventors: Thomas O. Holtey, Thomas L. Murray, Jr., Wayne A. Perzan, Scott W. Smith
-
Patent number: 4945473Abstract: A communications controller interface for emulating the previous system employing a plurality of line units in which data is transmitted and received. The interface includes a microprocessor-controlled interface control unit having an interface memory having a plurality of addressable storage locations. The interface memory is mapped by dividing it into a number of groups of locations corresponding to the number of communication lines with each group of locations being subdivided into further locations including a location for storage of receive data, a location for storage of transmit data, and a control location. There are a number of control elements each for generating a sequence of signals for different tasks to be performed by the interface control unit.Type: GrantFiled: May 15, 1987Date of Patent: July 31, 1990Assignee: Bull HN Information Systems Inc.Inventors: Thomas O. Holtey, Thomas L. Murray, Jr., Scott W. Smith, Wayne A. Perzan
-
Patent number: 4667329Abstract: A data processing system includes a cathode ray tube (CRT) display subsystem and a floppy disk subsystem. The logic of both systems are verified by generating and transferring a fixed format stream of data bits from the CRT display subsystem to the floppy disk subsystem in modified frequency modulation (MFM) mode and checking the information received by the floppy disk subsystem against the original information presented to the CRT display subsystem.Type: GrantFiled: November 30, 1982Date of Patent: May 19, 1987Assignee: Honeywell Information Systems Inc.Inventors: Thomas L. Murray, Jr., James C. Siwik, Thomas O. Holtey
-
Patent number: 4665482Abstract: A data processing system includes a central processing unit (CPU), an input/output microprocessor, a main memory and a number of mass storage controllers. A block of information is transferred between one of the mass storage controllers and main memory during data multiplex control (DMC) cycles. The CPU includes registers which store the address of main memory into which the next data byte is written or read from and the range indicating the number of data bytes remaining to be transferred. Prior to a DMC cycle the CPU stores address and range information in a mailbox location in an I/O RAM and the I/O microprocessor transfers that information to channel table locations in the I/O RAM. For a DMC operation, the I/O microprocessor transfers the address and range information to the mailbox location and transfers the mass storage information to the mass storage controller. It signals a CPU interrupt and issues a read or write order to the mass storage controller.Type: GrantFiled: June 13, 1983Date of Patent: May 12, 1987Assignee: Honeywell Information Systems Inc.Inventors: Thomas L. Murray, Jr., James W. Stonier, Gary J. Goss, Thomas O. Holtey
-
Patent number: 4665481Abstract: A microprogrammed data processing system includes a central processing unit (CPU), a main memory and a number of mass storage controllers. A block of information is transferred between main memory and one of the mass storage controllers during data multiplex control (DMC) cycles. The main memory stores 2 data bytes in each word location. An input/output RAM stores channel number signals for identifying mass storage controllers. An I/O microprocessor addresses the I/O RAM to read the channel number signals onto the system bus, and a mass storage controller coupled to the system bus responds to the channel number signals to generate a read/write signal. The system responds to a request signal, the read/write signal and a signal indicative of a left or right bit of an addressed location in main memory to generate a plurality of data request signals. A read only memory is addressed in response to the data request signals to read out a plurality of microprograms for processing the data.Type: GrantFiled: June 13, 1983Date of Patent: May 12, 1987Assignee: Honeywell Information Systems Inc.Inventors: James W. Stonier, Thomas L. Murray, Jr., Gary J. Goss, Thomas O. Holtey
-
Patent number: 4639858Abstract: The refresh logic of a dynamic MOS memory subsystem of a data processing system is tested by providing apparatus for counting refresh cycles and generating a counter output signal in a first state after a predetermined number of refresh cycles. A microprocessor periodically tests the state of the counter output signal and keeps a count of the number of times the counter output signal was tested and found to be in a second state. When the microprocessor tests and finds the counter output signal in a first state, the microprocessor compares the number of times it tested and found the counter output signal in a second state and determines if that count is within a predetermined range for correct operation.Type: GrantFiled: July 5, 1983Date of Patent: January 27, 1987Assignee: Honeywell Information Systems Inc.Inventors: Thomas L. Murray, Jr., Thomas O. Holtey
-
Patent number: 4631699Abstract: A data processing system includes a cathode ray tube (CRT) display subsystem and a floppy disk subsystem. The logic of both systems are verified by generating and transferring a fixed format stream of data bits from the CRT display subsystem to the floppy disk subsystem in modified frequency modulation (MFM) mode and checking the information received by the floppy disk subsystem against the original information presented to the CRT display subsystem.The bit rate of the data stream is varied depending on the number of address locations used in the data RAM of the CRT display subsystem to store each data bit.Type: GrantFiled: November 30, 1982Date of Patent: December 23, 1986Assignee: Honeywell Information Systems Inc.Inventors: James C. Siwik, Thomas L. Murray, Jr., Thomas O. Holtey
-
Patent number: 4586129Abstract: A data processing system includes a cathode ray tube (CRT) display. Apparatus associated with the CRT tests and verifies the vertical and horizontal synchronization and the logic associated with a character generator. Refresh signals, horizontal synchronization signals and data bit signals from the character generator are counted. The counts of those signals which occur within a predetermined number of occurrences of vertical synchronization signals are verified.Type: GrantFiled: July 5, 1983Date of Patent: April 29, 1986Assignee: Honeywell Information Systems Inc.Inventors: Thomas L. Murray, Jr., Kin C. Yu, Thomas O. Holtey
-
Patent number: 4494186Abstract: In a data processing system having a plurality of units coupled for the transfer of information therebetween over a common electrical bus or for transferring information via a communication channel to other data processing systems during asynchronously generated information bus transfer cycles, an apparatus exists for reformatting data for transfer over the common electrical bus or via the communication channel. The apparatus is comprised of an eight-way multiplexer responsive to control bits for selecting one of eight different formats during write or read operations to or from a memory. Additionally, during read operations, the apparatus transfers a return address from a unit requesting information to the address bus so that data read from memory may be transferred to the requesting device. The formatting control bit is similarly reformatted from the data bus to the address bus bit.Type: GrantFiled: July 24, 1981Date of Patent: January 15, 1985Assignee: Honeywell Information Systems Inc.Inventors: Gary J. Goss, Richard P. Kelly, Thomas L. Murray, Jr.