Patents by Inventor Thomas M. Ogletree
Thomas M. Ogletree has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7400325Abstract: The VPC unit and setup unit of a graphics processing subsystem perform culling operations. The VPC unit performs culling operations on geometric primitives falling within a specific criteria, such as having a property within of a numerical range limit. This limit reduces the complexity of the VPC unit. As increasing rendering complexity typically produces a large number of small primitives, the VPC unit culls many primitives despite its limitations. The VPC unit also includes a cache for storing previously processed vertices in their transformed form, along with previously computed culling information. This increases the VPC unit throughput by reducing the number of memory accesses and culling operations to be performed. The setup unit performs culling operations on any general primitive that cannot be culled by the VPC unit. By performing a first series of culling operations in the VPC unit, the processing burden on the setup unit is decreased.Type: GrantFiled: August 6, 2004Date of Patent: July 15, 2008Assignee: NVIDIA CorporationInventors: Robert W. Gimby, Henry Packard Moreton, Thomas M. Ogletree, David C. Tannenbaum, Andrew D. Bowen, Christopher J. Goodman, Vimal Parikh, Craig M. Wittenbrink
-
Patent number: 7307628Abstract: Graphics processing devices and methods are provided for culling small primitives that do not cover any pixels. A boundary (e.g., a diamond) is defined around a pixel center, with pixel coverage being determined for some types of primitives based on whether the boundary is crossed. The boundaries divide the raster into internal regions and external regions. Each region is assigned a unique canonical identifier. Each vertex of a primitive is assigned the canonical identifier corresponding to the region that contains that vertex. The canonical coordinates of the vertices are used to cull primitives that do not satisfy the boundary crossing coverage rules for any pixels.Type: GrantFiled: August 6, 2004Date of Patent: December 11, 2007Assignee: NVIDIA CorporationInventors: Christopher J. Goodman, Craig M. Wittenbrink, Robert J. Hasslen, Thomas M. Ogletree, Scott R. Whitman
-
Patent number: 7292239Abstract: The VPC unit and setup unit of a graphics processing subsystem perform culling operations. The VPC unit performs culling operations on geometric primitives falling within a specific criteria, such as having a property within a numerical range limit of the VPC unit. This limitation reduces the complexity of the VPC unit. As increasing rendering complexity typically produces a large number of small primitives, the VPC unit can cull many primitives despite its culling limitations. The VPC unit also includes a cache for storing previously processed vertices in their transformed form, along with culling information previously computed for the vertices. To minimize memory bandwidth, the VPC unit retrieves vertex data used for culling operations first. After completing the culling operations, the VPC unit retrieves the attributes of a vertex only if the primitive has not been culled. The VPC unit applies a perspective correction factor to the vertex attributes.Type: GrantFiled: August 6, 2004Date of Patent: November 6, 2007Assignee: NVIDIA CorporationInventors: Henry Packard Moreton, Dominic Acocella, Robert W. Gimby, Thomas M. Ogletree, Christopher J. Goodman, Andrew D. Bowen, David C. Tannenbaum
-
Patent number: 6072510Abstract: A method and apparatus for processing a plurality of bits stored in a memory, where the plurality of bits represent a cumulative pattern to be printed by reproducing the stored bits in a fast scan direction. Each bit stored in memory has a state (e.g., binary 0 or 1). As an example, the method selects a first subset of the plurality of bits, wherein the first subset forms a first pattern and has a center bit. Further, the method selects a second subset of the plurality of bits, wherein the second subset forms a second pattern and has a center bit coextensive with the center bit of the first subset. Next, the method determines, based on the states of the bits of the first pattern, whether the state of the center bit should be printed in the same state as it is stored in the memory. In addition, the method determines, based on the states of the bits of the second pattern, whether the state of the center bit should be printed in the same state as it is stored in the memory.Type: GrantFiled: May 15, 1996Date of Patent: June 6, 2000Assignee: Compaq Computer CorporationInventors: Thomas M. Ogletree, Ralph K. Williamson, Rodney J. Pesavento
-
Patent number: 5978895Abstract: Method and apparatus are disclosed for increasing the speed of mathematical operations in a processor core. The invention increases the speed of mathematical operations by delivering a first instruction indicating the total number of clock cycles a sequence of operations will occupy. On a first subsequent cycle, a different instruction is provided including operand addresses. Other instructions containing operand addresses may be provided on subsequent cycles. Alternatively, an internal pointer may be dynamically changed each cycle to provide new operand addresses. The operands are then retrieved and operated on while other operands are generated.Type: GrantFiled: April 4, 1997Date of Patent: November 2, 1999Assignee: Cirrus Logic, Inc.Inventor: Thomas M. Ogletree
-
Patent number: 5949421Abstract: A polygon vertex sorting circuit for a three dimensional graphics computer system. The system of the present invention includes a swap configuration circuit coupled to receive a plurality of vertex address corresponding to a plurality of vertices of a polygon. The swap configuration circuit is coupled to an address input bus to receive the plurality of vertex addresses. An address output interface circuit is coupled to the swap configuration circuit. The address output interface circuit interfaces the output of the swap configuration circuit with an address output bus. A control circuit is coupled to the swap configuration circuit and the output interface circuit. The control circuit sorts the plurality of vertices by configuring the swap configuration circuit and the address output interface circuit to output a swapped vertex address via the address output bus in response to receiving one of the plurality of vertex addresses via the address input bus.Type: GrantFiled: March 31, 1997Date of Patent: September 7, 1999Assignee: Cirrus Logic, Inc.Inventors: Thomas M. Ogletree, Mark Alan Einkauf
-
Patent number: 5784306Abstract: A circuit performs controlled multiplication, shifting, and accumulation operations. A sequence of pairs of input operand signals and corresponding arithmetic control signals are synchronously supplied to the circuit by an external controller. Arithmetic control values include a downshift value (DV) for controlling shifting operations and an accumulate number (AN) for controlling accumulation operations. The circuit includes n booth multipliers (BMs) for receiving the sequenced information and a first multiplexer having n inputs each coupled to a BM output. Each BM has a BM memory control unit. For rounding purposes during downshifting, each P register of each BM is primed before each multiply operation. An internal control circuit monitors the status of each BM. If all of the BMs are "busy" and another multiply request arrives, then a stall signal is sent to the external controller. When the status of BM.sub.i is "finished," the internal control circuit selects the output of BM.sub.Type: GrantFiled: June 28, 1996Date of Patent: July 21, 1998Assignee: Cirrus Logic, Inc.Inventor: Thomas M. Ogletree
-
Patent number: 5630026Abstract: A method and apparatus for conserving a substance dispensed by a printer engine for forming print on a media. As an example, the method stores a plurality of bits in a memory, the plurality of bits representing a cumulative pattern to be printed by reproducing the bits on the media. Each bit is either in a first memory state or a second memory state. The method further selects a subset of the plurality of bits, wherein the subset forms a first pattern and has a center bit. If each of the plurality of bits of the subset is in the first memory state, the method outputs to the printer engine a print bit corresponding to the center bit and in a print state which is opposite the memory state of the center bit. If, however, at least one of the plurality of bits of the subset is in the second memory state, the method outputs to the printer engine a print bit corresponding to the center bit and in a print state the same as the memory state of the center bit.Type: GrantFiled: November 23, 1994Date of Patent: May 13, 1997Assignee: Compaq Computer CorporationInventors: Thomas M. Ogletree, Michael J. Dougherty, Stephen M. Zaudtke
-
Patent number: 5596684Abstract: A method processes a plurality of bits stored in a first memory and representing an image to be printed by reproducing the bits in a fast scan direction. The method includes the step of reading a plurality of groups from the first memory into a second memory, wherein each of the groups comprises a number of bits greater than one bit and is stored in the second memory in the fast scan direction, and wherein each group is read one group at a time. Further, the method includes copying a predetermined number of bits from each of the plurality of groups to a sample storage area. After the copying step, the method samples the bits of the copied groups wherein the sampled bits form a pattern having a center bit having a binary state. Finally, after the sampling step, the method outputs a print signal representative of the binary state if the pattern does not match a predetermined pattern, or outputs a print signal different than the binary state if the pattern matches a predetermined pattern.Type: GrantFiled: November 23, 1994Date of Patent: January 21, 1997Assignee: Compaq Computer CorporationInventors: Thomas M. Ogletree, Michael J. Dougherty
-
Patent number: 5579477Abstract: A printer has test circuitry external to its processor to test memories used inside the printer. The test is initiated by the processor by signalling the test circuitry. The test circuitry stores a first sequence in each memory then reads the sequence from the memory and compares the memory's data to the original sequence. The test is repeated with a second sequence which is the logical inverse of the first sequence. If an error occurs, a flag is set. When the test is complete, the processor is notified. The processor can check the error flag to determine whether the test was successful.Type: GrantFiled: March 15, 1996Date of Patent: November 26, 1996Assignee: Compaq Computer CorporationInventor: Thomas M. Ogletree