Patents by Inventor Thomas O. Holtey

Thomas O. Holtey has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 7912939
    Abstract: Ripeness indicators are provided and associated with statistics counters to enable the counters to be read once sufficient data has accumulated in the counters. The ripeness indicators may be used to signal to the network device when one or more counters has met or exceeded a predetermined value, such as 50%. Monitoring ripeness indicators associated with the counters enables the network device to harvest counters when they are sufficiently full to gather meaningful statistics from the counters, while ignoring counters that do not contain sufficient data or are not in danger of overflowing. This enables the network device to devote less resources to statistics gathering since high volume counters may be harvested more frequently than low volume counters. The ripeness indicators may be provided with individual counters, groups of counters, or accounts containing individual and/or groups of counters.
    Type: Grant
    Filed: September 12, 2003
    Date of Patent: March 22, 2011
    Assignee: AVAYA Inc.
    Inventor: Thomas O. Holtey
  • Patent number: 7158480
    Abstract: A feedback output queuing system, apparatus, and method controls the rate at which packets are forwarded from the ingress ports to a particular output queue over the switching/routing fabric based upon the level of congestion at the output queue. The output queue is monitored and the level of congestion at the output queue is determined based upon a predetermined congestion determination mechanism. An ingress forwarding scheme is determined based upon the level of congestion at the output queue. Information is forwarded from the ingress ports to the output queue based upon the ingress forwarding scheme.
    Type: Grant
    Filed: February 20, 2002
    Date of Patent: January 2, 2007
    Assignee: Nortel Networks Limited
    Inventors: Victor Firoiu, Eric Haversat, Thomas O. Holtey
  • Patent number: 5592375
    Abstract: A computer-implemented system for brokering transactions between sellers and a buyer of goods or services, including a database, a seller interface, and a buyer's interface. The database contains information, including multimedia information, descriptive of respective ones of the goods or services. The seller interface enables the sellers to interactively enter information, including multimedia information, into the database. The buyer's interface provides a knowledge-based interactive protocol, enabling the buyer to select and review the descriptive information from the database, and makes perceptible the multimedia information in response to an interactive buyer request.
    Type: Grant
    Filed: March 11, 1994
    Date of Patent: January 7, 1997
    Assignee: Eagleview, Inc.
    Inventors: Bardwell C. Salmon, John D. Borgman, Thomas O. Holtey
  • Patent number: 5491827
    Abstract: An application memory card system includes a secure memory card which can be operatively connected to communicate with a host mainframe microprocessor or hand held device host microprocessor via a standard interface. The secure memory card contains an application processor and an access control microprocessor (ACP), each of which connect through an internal bus to a number of non-volatile addressable memory chips, each organized into a plurality of blocks. Each microprocessor has an additional control signal line included in a control bus portion of its bus for specifying "Execute" access. An access discrimination logic unit which connects to the internal bus and to the non-volatile memory includes an access by type memory writable by the application processor under the control of the ACP for maintaining security. The access discrimination logic unit combines the "Execute" control access signal from a microprocessor with a signal designating the microprocessor source (e.g.
    Type: Grant
    Filed: January 14, 1994
    Date of Patent: February 13, 1996
    Assignee: Bull HN Information Systems Inc.
    Inventor: Thomas O. Holtey
  • Patent number: 5442704
    Abstract: A secure memory card includes a microprocessor on a single semiconductor chip which interconnects through an internal bus to a number of non-volatile addressable memory chips. The microprocessor includes an addressable non-volatile memory for storing information including a number of key values and program instruction information. Each chip's memory is organized into a number of blocks, each block including a number of rows of byte locations. Each row of each block further includes a lock bit location, the total number of which provide storage for a lock value uniquely coded to utilize a predetermined characteristic of the memory to ensure data protection. Each memory chip is constructed to include security control logic circuits which include a security access control unit and a volatile access control memory containing a plurality of access control storage elements.
    Type: Grant
    Filed: January 14, 1994
    Date of Patent: August 15, 1995
    Assignee: Bull NH Information Systems Inc.
    Inventor: Thomas O. Holtey
  • Patent number: 5293424
    Abstract: A secure memory card includes a microprocessor on a single semiconductor chip and one or more non-volatile addressable memory chips. The microprocessor chip and non-volatile memory chips connect in common to an internal card bus for transmitting address, data and control information to such non-volatile memory chips. The microprocessor includes an addressable non-volatile memory for storing information including a number of key values, application specific configuration information and program instruction information. Each chip's memory is organized into a number of blocks or banks and each memory chip is constructed to include security control logic circuits. These circuits include a number of non-volatile and volatile memory devices which are loaded with key and configuration information under the control of the microprocessor only after the microprocessor has determined that the user has successfully performed a predetermined authentication procedure with a host computer.
    Type: Grant
    Filed: October 14, 1992
    Date of Patent: March 8, 1994
    Assignee: Bull HN Information Systems Inc.
    Inventors: Thomas O. Holtey, Peter J. Wilson
  • Patent number: 4979104
    Abstract: A microprocessor control system for use in an asynchronous data communication system and comprising a receive microprocessor and a transmit microprocessor along with a paged memory for storing channel line tables. Separate receive and transmit channel number registers control access to the paged memory. Control means is provided preferably in the form of a programmable memory for controlling the sequenching of channel numbers whereby one microprocessor is adapted to access channels in an incrementing manner while the other accesses in decrementing manner. When one microprocessor gains access to a specific line table excludes the other microprocessor from accessing that line table until the first microprocessor suspends off of that line table.
    Type: Grant
    Filed: March 31, 1987
    Date of Patent: December 18, 1990
    Assignee: Bull HN Information Systems Inc.
    Inventors: Thomas O. Holtey, Thomas L. Murray, Jr., Wayne A. Perzan, Scott W. Smith
  • Patent number: 4965721
    Abstract: A firmware state apparatus for controlling data transfer on multiple independent data lines between a telephone communications system and computer system. At least one processor having a program counter is employed for control data transfer. A processor memory is associated with the processor and has a plurality of firmware instructions divided into groups based upon the number of predefined states which are required for performing data transfer. Certain groups of instructions include test instructions for evaluating conditions related to the line to control sequencing to a next one of the predefined states. A shared memory has a plurality of locations for line table information for at least one line with at least one location containing a program counter address specifying a starting instruction of a corresponding one of the group of instructions to be executed by the processor.
    Type: Grant
    Filed: March 31, 1987
    Date of Patent: October 23, 1990
    Assignee: Bull HN Information Systems Inc.
    Inventors: Thomas O. Holtey, Thomas L. Murray, Jr., Wayne A. Perzan, Scott W. Smith
  • Patent number: 4945473
    Abstract: A communications controller interface for emulating the previous system employing a plurality of line units in which data is transmitted and received. The interface includes a microprocessor-controlled interface control unit having an interface memory having a plurality of addressable storage locations. The interface memory is mapped by dividing it into a number of groups of locations corresponding to the number of communication lines with each group of locations being subdivided into further locations including a location for storage of receive data, a location for storage of transmit data, and a control location. There are a number of control elements each for generating a sequence of signals for different tasks to be performed by the interface control unit.
    Type: Grant
    Filed: May 15, 1987
    Date of Patent: July 31, 1990
    Assignee: Bull HN Information Systems Inc.
    Inventors: Thomas O. Holtey, Thomas L. Murray, Jr., Scott W. Smith, Wayne A. Perzan
  • Patent number: 4799145
    Abstract: A computer system includes a first processor with main memory, an input/output processor with associated memory and an archival memory. Prior to reloading a new operating system from archival memory into the main memory, information such as timer information is stored in the input/output memory. The input/output memory continues to update the timer information until the second operating system is bootstrap loaded into the main memory. The timer and other information may then be returned to the first processor and main memory for use by the second operating system.
    Type: Grant
    Filed: September 21, 1987
    Date of Patent: January 17, 1989
    Assignee: Honeywell Bull Inc.
    Inventors: Gary J. Goss, Thomas S. Hirsch, Thomas O. Holtey
  • Patent number: 4757470
    Abstract: A display subsystem having a graphics capability includes a bit map memory for storing bits, each bit representing a displayed pixel. A read only memory stores words, each word representative of a pixel of a selected pattern which is used to fill out an area of the display thereby clearly identifying adjacent areas of the display to the operator. The selected patterns are displayed in a REPLACE, an OR or an EXCLUSIVE OR mode of operation.
    Type: Grant
    Filed: July 1, 1987
    Date of Patent: July 12, 1988
    Assignee: Honeywell Bull Inc.
    Inventors: Kenneth E. Bruce, Thomas O. Holtey, Gary J. Goss
  • Patent number: 4724431
    Abstract: The invention pertains to a method and apparatus to provide for the display of characters and graphics in color. The invention includes three bit map memories which store graphics information for different colors, one character generator driven from a text memory for display of text, and an attribute memory for storing display characteristics such as inverse video and blinking. The contents of the bit map and attribute memories and the output of the character generator are used to address a pre-programmed ROM. The output from the ROM is a string of three bit words with each bit stream representing a primary color on a color CRT and being connected to the associated color input to the CRT. Composite graphics and text are displayed on the CRT.
    Type: Grant
    Filed: September 17, 1984
    Date of Patent: February 9, 1988
    Assignee: Honeywell Information Systems Inc.
    Inventors: Thomas O. Holtey, Kenneth E. Bruce
  • Patent number: 4722048
    Abstract: A computer system is described wherein two independent processors communicate via a bus system and operate substantially concurrently, each computer having its own operating system software and share a common memory. The architecture of the computer system is such that one of the processors is allocated the bulk of memory band-width with the other processor taking the remainder. Arbitration for memory allocation is accomplished via a combination of a new firmware instruction and a semaphore.
    Type: Grant
    Filed: April 3, 1985
    Date of Patent: January 26, 1988
    Assignee: Honeywell Bull Inc.
    Inventors: Thomas S. Hirsch, James W. Stonier, Thomas O. Holtey
  • Patent number: 4703322
    Abstract: A Loadable Character Generator whose operation can be changed to suit various needs, such as foreign language requirements, without hardware change and with minimum hardware. The character generator translates the character code of a character to be displayed to the dot pattern for that particular character, utilizing a minimum of hardware. The loadable character generator of the invention replaces the ROM/PROM by a RAM utilizing 2K and 8 RAM memories, a 4K by 8 memory, 4 MUX chips, and a Motorola 6845 CRT Controller with various registers and is loaded through the attribute buffer.
    Type: Grant
    Filed: January 5, 1987
    Date of Patent: October 27, 1987
    Assignee: Honeywell Information Systems Inc.
    Inventors: Gary J. Goss, Thomas O. Holtey, James C. Siwik
  • Patent number: 4683466
    Abstract: A color display graphics system includes three bit map memories for storing bits representing red, green and blue colors respectively. Combinations of bits from the same address locations of each bit map memory display a pixel which could be any one of eight colors: black, blue, green, cyan, red, magenta, yellow or white. A read only memory (ROM) stores patterns made up of sixteen bits in a four-by-four matrix for each of the red, green and blue colors. The 16-bit matrices are stored in their respective bit map memories for subsequent color display. Combinations of matrices may be used to show shades of the above eight colors and the mixing of any of those shades.
    Type: Grant
    Filed: December 14, 1984
    Date of Patent: July 28, 1987
    Assignee: Honeywell Information Systems Inc.
    Inventors: Thomas O. Holtey, Kenneth E. Bruce, Gary J. Goss
  • Patent number: 4667329
    Abstract: A data processing system includes a cathode ray tube (CRT) display subsystem and a floppy disk subsystem. The logic of both systems are verified by generating and transferring a fixed format stream of data bits from the CRT display subsystem to the floppy disk subsystem in modified frequency modulation (MFM) mode and checking the information received by the floppy disk subsystem against the original information presented to the CRT display subsystem.
    Type: Grant
    Filed: November 30, 1982
    Date of Patent: May 19, 1987
    Assignee: Honeywell Information Systems Inc.
    Inventors: Thomas L. Murray, Jr., James C. Siwik, Thomas O. Holtey
  • Patent number: 4665481
    Abstract: A microprogrammed data processing system includes a central processing unit (CPU), a main memory and a number of mass storage controllers. A block of information is transferred between main memory and one of the mass storage controllers during data multiplex control (DMC) cycles. The main memory stores 2 data bytes in each word location. An input/output RAM stores channel number signals for identifying mass storage controllers. An I/O microprocessor addresses the I/O RAM to read the channel number signals onto the system bus, and a mass storage controller coupled to the system bus responds to the channel number signals to generate a read/write signal. The system responds to a request signal, the read/write signal and a signal indicative of a left or right bit of an addressed location in main memory to generate a plurality of data request signals. A read only memory is addressed in response to the data request signals to read out a plurality of microprograms for processing the data.
    Type: Grant
    Filed: June 13, 1983
    Date of Patent: May 12, 1987
    Assignee: Honeywell Information Systems Inc.
    Inventors: James W. Stonier, Thomas L. Murray, Jr., Gary J. Goss, Thomas O. Holtey
  • Patent number: 4665482
    Abstract: A data processing system includes a central processing unit (CPU), an input/output microprocessor, a main memory and a number of mass storage controllers. A block of information is transferred between one of the mass storage controllers and main memory during data multiplex control (DMC) cycles. The CPU includes registers which store the address of main memory into which the next data byte is written or read from and the range indicating the number of data bytes remaining to be transferred. Prior to a DMC cycle the CPU stores address and range information in a mailbox location in an I/O RAM and the I/O microprocessor transfers that information to channel table locations in the I/O RAM. For a DMC operation, the I/O microprocessor transfers the address and range information to the mailbox location and transfers the mass storage information to the mass storage controller. It signals a CPU interrupt and issues a read or write order to the mass storage controller.
    Type: Grant
    Filed: June 13, 1983
    Date of Patent: May 12, 1987
    Assignee: Honeywell Information Systems Inc.
    Inventors: Thomas L. Murray, Jr., James W. Stonier, Gary J. Goss, Thomas O. Holtey
  • Patent number: 4651329
    Abstract: An apparatus for decoding data wherein only binary ZEROs are received as electronic pulses, each pulse alternating in opposite directions and wherein binary ONEs require no pulse.The apparatus includes logic for receiving the negative and positive binary ZERO pulses, retiming the pulses and generating a positive pulse for each binary ZERO pulse. The positive pulse is retimed to a pair of complementary pulses and applied to a receiving device, typically a universal synchronous/asynchronous receiver transmitter (USART).
    Type: Grant
    Filed: January 10, 1984
    Date of Patent: March 17, 1987
    Assignee: Honeywell Information Systems Inc.
    Inventors: Gary J. Goss, Robert G. H. Moles, Randall D. Hinrichs, Thomas O. Holtey
  • Patent number: 4639858
    Abstract: The refresh logic of a dynamic MOS memory subsystem of a data processing system is tested by providing apparatus for counting refresh cycles and generating a counter output signal in a first state after a predetermined number of refresh cycles. A microprocessor periodically tests the state of the counter output signal and keeps a count of the number of times the counter output signal was tested and found to be in a second state. When the microprocessor tests and finds the counter output signal in a first state, the microprocessor compares the number of times it tested and found the counter output signal in a second state and determines if that count is within a predetermined range for correct operation.
    Type: Grant
    Filed: July 5, 1983
    Date of Patent: January 27, 1987
    Assignee: Honeywell Information Systems Inc.
    Inventors: Thomas L. Murray, Jr., Thomas O. Holtey