Abstract: A method of operating a differential mobility spectrometer (DMS) includes providing a heater disposed proximate a ceramic body of a DMS cell. A first control voltage is applied to the heater. A first threshold is detected by a first sensor disposed within a curtain plate that substantially surrounds the DMS cell. A second control voltage is applied to the heater based at least in part on the detected first threshold. During application of the second control voltage, a mass spectrometry analysis of a gas within the DMS cell is performed.

Abstract: A system and method for testing a modem of a digital subscriber line access multiplexer (DSLAM) includes a pair of modems communicatively coupled to each other by way of a communications path that includes a first DSL communication medium connected to one modem, a second DSL communication medium connected to the other modem, which is part of the DSLAM, and an Ethernet medium connected between the first and second DSL modems. DSL signals can be dispatched from the first (or second) modem via the first (or second) DSL communication medium for receipt by the second (or first) DSL modem via the second (or first) DSL communication medium, whereupon, DSL signals passing from the first DSL communication medium to the second DSL communication medium, or vice versa, are converted into Ethernet packets for transmission over the Ethernet medium and then back into DSL signals.

Abstract: A system and method for testing a modem of a digital subscriber line access multiplexer (DSLAM) includes a pair of modems communicatively coupled to each other by way of a communications path that includes a first DSL communication medium connected to one modem, a second DSL communication medium connected to the other modem, which is part of the DSLAM, and an Ethernet medium connected between the first and second DSL modems. DSL signals can be dispatched from the first (or second) modem via the first (or second) DSL communication medium for receipt by the second (or first) DSL modem via the second (or first) DSL communication medium, whereupon, DSL signals passing from the first DSL communication medium to the second DSL communication medium, or vice versa, are converted into Ethernet packets for transmission over the Ethernet medium and then back into DSL signals.

Abstract: A Fiber Channel host bus adapter has a low power, high speed serial to parallel data converter for converting asynchronous serial data into clock aligned, framed, parallel data utilizing a serial in, parallel out register for receiving asynchronous serial data and for providing unframed parallel data. An array of parallel in, parallel out registers is configured to receive parallel data from the serial in, parallel out data register and move the data in a parallel fashion between the parallel in, parallel out registers thereof. A pattern detection circuit identifies a location of a delimiter character within the array of a parallel in, parallel out registers. A selection circuit reads desired data bits from the array of parallel in, parallel out registers in a parallel fashion, based upon the location of the delimiter character, to define a framed parallel output word.

Abstract: A pseudo-random built in self test pattern generator is constructed of eight sequential D-flip flops and configured to output 10-bit wide pattern data which conforms to the 8B/1OB transmission protocol. The first and fifth D-flip flops of the array have their outputs split, with one leg of the split directly defining a character bit and the other leg of the split defining an inverted character bit. The outputs of the first, second, seventh and eighth D-flip flops are directed to a four input EXOR gate whose output is connected to the D input of the first D-flip flop of the array. Configured as a recirculating feed back loop, the pattern generator defines a sequence of 10-bit patterns in which no more than five sequential 1s or five sequential 0s are generated either within a pattern or on pattern boundaries. The pattern generator provides 255 Fiber Channel-type transmission characters to a Fiber Channel-type transceiver circuit which serializes the characters into a 1.

Abstract: The present invention provides a precharge circuit for precharging bit lines coupled to a read sense amplifier and a RAM cell. The precharge circuit includes a set of precharge transistors, a first transistor, and a transistor pair. The set of precharge transistors is coupled to said bit lines for precharging said bit lines with one precharge transistor per bit line. The first transistor is coupled to turn on said set of precharge transistors when said RAM cell is not being read. The first transistor is operative to reduce the gate-to-source voltage V.sub.GS of said set of precharge transistors such that each of said precharge transistors output a reduced precharge voltage to the associated bit line. The transistor pair is coupled to said set of precharge transistors and is operative to switch said precharge transistors for reading said RAM cell. In this configuration, the RAM cell outputs a differential signal onto said bit lines when said precharge transistors are turned off.

Abstract: An integrated circuit provides for an output driver having a quick turn-on characteristic as well as a maximum V.sub.OH level limited to the maximum SCSI specification limit. The output driver's V.sub.OH is controlled by a resistor divider network, connected between a pull-up signal source and a pull-up output device, and which functions to reduce the gate voltage on the output device such that its maximum V.sub.OH level is limited to the SCSI specification. The quick turn-on characteristic is implemented by coupling a transfer gate in parallel with the series resistor of the resistor divider network, and bypassing the series resistor during a first portion of the pull-up turn-on time of the output driver.

Abstract: An integrated circuit provides for adjustable slew rate control for both rising and falling edges of an output provided to an SCSI bus. Slew rate is controlled by adaptively varying the charge and/or discharge rate of the gate electrode of an output driver's N-channel pull-down transistor. Charge time and, thus, the falling edge slew rate, is adaptively varied by selectively adding the current source P-channel transistors to a current bus coupled to the gate electrode of the pull-down transistor. Similarly, the discharge rate and, thus, the rising edge slew rate, is adaptively adjusted by selectively switching current sink transistors on to the current bus coupled to the pull-down transistor's gate electrode. The amount of currents sourced or sunk is determined by varying the W/L ratios of both the current source and current sink transistors.