Patents by Inventor Thomas Toifl
Thomas Toifl has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10171365Abstract: Embodiments of the present invention may provide improved handling of communication characteristics, such as burstiness, latency-sensitive applications, bandwidth-sensitive applications, etc., to improve peak performance while not compromising other characteristics, such as thermal design power of the input/output chip packages. In an embodiment, in a control circuit that may be connected to and control a data transmitter, a method of transmitting data in a network may comprise receiving at least one feed-forward signal from the data transmitter, receiving at least one feedback signal from at least a first node of the network, comparing the at least one feed-forward signal with at least one threshold or condition, comparing the at least one feedback signal with at least one threshold or condition, and generating a signal indicating that a burst transmission should be started or stopped.Type: GrantFiled: June 9, 2016Date of Patent: January 1, 2019Assignee: International Business Machines CorporationInventors: Mitch Gusat, Thomas Toifl
-
Publication number: 20170359266Abstract: Embodiments of the present invention may provide improved handling of communication characteristics, such as burstiness, latency-sensitive applications, bandwidth-sensitive applications, etc., to improve peak performance while not compromising other characteristics, such as thermal design power of the input/output chip packages. In an embodiment, in a control circuit that may be connected to and control a data transmitter, a method of transmitting data in a network may comprise receiving at least one feed-forward signal from the data transmitter, receiving at least one feedback signal from at least a first node of the network, comparing the at least one feed-forward signal with at least one threshold or condition, comparing the at least one feedback signal with at least one threshold or condition, and generating a signal indicating that a burst transmission should be started or stopped.Type: ApplicationFiled: June 9, 2016Publication date: December 14, 2017Inventors: Mitch GUSAT, Thomas TOIFL
-
Patent number: 9608585Abstract: A zero-crossing amplifier unit for use in high speed analog-digital-converters. A gain stage compares a sampling voltage at an input node with a provided threshold voltage to obtain a gain stage output signal. A voltage controlled current source provides a load current depending on a time window between an initial slope and an end slope of the gain stage output signal. A slope control means increases a duration of a rise and/or fall time of at least one of the initial and end slopes of the gain stage output signal.Type: GrantFiled: January 17, 2014Date of Patent: March 28, 2017Assignee: International Business Machines CorporationInventors: Lukas Kull, Thomas Toifl
-
Patent number: 8929428Abstract: Embodiments are directed to feed-forward equalization. In some embodiments, a first circuit is configured to receive a signal transmitted over a channel as a differential pair, and a second circuit is configured to mirror the signal as at least a pre-cursor component comprising a first transistor of a first type of technology, a cursor component comprising a second transistor of a second type of technology, and a post-cursor component comprising a third transistor of the first type of technology.Type: GrantFiled: October 30, 2012Date of Patent: January 6, 2015Assignee: International Business Machines CorporationInventors: Pier Andrea Francese, Thomas Toifl
-
Publication number: 20140210553Abstract: A zero-crossing amplifier unit for use in high speed analog-digital-converters. A gain stage compares a sampling voltage at an input node with a provided threshold voltage to obtain a gain stage output signal. A voltage controlled current source provides a load current depending on a time window between an initial slope and an end slope of the gain stage output signal. A slope control means increases a duration of a rise and/or fall time of at least one of the initial and end slopes of the gain stage output signal.Type: ApplicationFiled: January 17, 2014Publication date: July 31, 2014Applicant: International Business Machines CorporationInventors: Lukas Kull, Thomas Toifl
-
Publication number: 20140119424Abstract: Embodiments are directed to feed-forward equalization. In some embodiments, a first circuit is configured to receive a signal transmitted over a channel as a differential pair, and a second circuit is configured to mirror the signal as at least a pre-cursor component comprising a first transistor of a first type of technology, a cursor component comprising a second transistor of a second type of technology, and a post-cursor component comprising a third transistor of the first type of technology.Type: ApplicationFiled: October 30, 2012Publication date: May 1, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Pier Andrea Francese, Thomas Toifl
-
Patent number: 8004441Abstract: A digital-to-analog (DAC) converter that includes a plurality of dynamically operated slave digital-to-analog (DAC) converters, each having a switched current mirror and a storage capacitor, and a static master digital-to-analog (DAC) converter in communication with the plurality of dynamically operated slave DAC converters, that distributes a current to at least one of the plurality of slave DAC converters such that voltage across the storage capacitor of the at least one slave DAC converter controls the switch current mirror so that the at least one slave DAC converter outputs currents that are equivalent to digital codes applied to the static master DAC converter. A ring counter is used to periodically refresh the charges on the storage capacitors that are lost by leakage. In addition to the periodic updates, an end user may perform immediate updates of selected slave DACs if necessary, via the ring counter.Type: GrantFiled: March 18, 2010Date of Patent: August 23, 2011Assignee: International Business Machines CorporationInventors: Troy J. Beukema, Marcel A. Kossel, Thomas Toifl, Jonas Weiss
-
Patent number: 7447278Abstract: The apparatus for transmitting and receiving data according to the invention contains a transmitter (1) for serial data transmission and a receiver (3) for receiving a transmitted data signal (g(t)). The receiver (3) in turn comprises a first sample latch (11) for sampling the received data signal (g(t)) with a first clock (f2) and for generating a first sample value (an). The receiver (3) also comprises a second sample latch (13) for sampling a first shifted received data signal (g(t)+V1) with a second clock (f1) and for generating a second sample value (yn). The receiver (3) further comprises a third sample latch (14) for sampling a second shifted received data signal (g(t)?V1) with the second clock (f1) and for generating a third sample value (zn). Finally the receiver (3) comprises a logic unit (15) for recovering data (dn) out of said first, second and third sample values (an, yn, zn).Type: GrantFiled: May 20, 2004Date of Patent: November 4, 2008Assignee: International Business Machines CorporationInventors: Christian Menolfi, Martin Schmatz, Thomas Toifl
-
Publication number: 20070061665Abstract: The forward error correction based clock and data recovery system according to the invention comprises a data latch (16) for intermediately storing received data, which is triggered by a sampling clock (sclk). The system further comprises an error determination unit (20, 21) for determining whether and which of the sampled received data is wrong, and for generating out of it a phase/frequency correction signal (ctrl). Furthermore, the system comprises a clock generator (23, 24, 25) for generating the sampling clock (sclk) depending on the correction signal (ctrl).Type: ApplicationFiled: August 29, 2005Publication date: March 15, 2007Applicant: International Business Machines CorporationInventors: Hayden Cranford, Martin Schmatz, Thomas Toifl
-
Publication number: 20070047689Abstract: The phase locked loop (PLL) with adjustable phase shift is described. The PLL includes a voltage controlled oscillator which is capable of generating multiple phase shifted output signals, and multiple phase detectors capable of determining the phase differences between the output signals and a reference clock. The PLL further includes a weighting device capable of weighting the phase differences and generating a control signal for the voltage controlled oscillator.Type: ApplicationFiled: August 31, 2005Publication date: March 1, 2007Applicant: International Business Machines CorporationInventors: Christian Menolfi, Thomas Toifl
-
Publication number: 20050093570Abstract: The present invention provides integrated line drivers useable for driving data signals with high data rates wherein the area consumption of the line driver is minimized and wherein the influence of electrostatic discharge devices and process tolerances are minimized too. An example of an integrated line driver according to the invention comprises a first driver stage followed by a second driver stage, and a feedback unit forming with the second driver stage a control loop. The integrated line drivers are useable for driving data signals with high data rates wherein the area consumption of the line driver is minimized and wherein the influence of ESD devices and process tolerances are minimized. Advantageously, the integrated line driver according to the invention complies with chip design methodologies, where 10 or more routing metal layers are used.Type: ApplicationFiled: October 29, 2004Publication date: May 5, 2005Applicant: International Business Machines CorporationInventors: Christian Menolfi, Thomas Toifl, Martin Schmatz
-
Publication number: 20050002475Abstract: The apparatus for transmitting and receiving data according to the invention contains a transmitter (1) for serial data transmission and a receiver (3) for receiving a transmitted data signal (g(t)). The receiver (3) in turn comprises a first sample latch (11) for sampling the received data signal (g(t)) with a first clock (f2) and for generating a first sample value (an). The receiver (3) also comprises a second sample latch (13) for sampling a first shifted received data signal (g(t)+V1) with a second clock (f1) and for generating a second sample value (yn). The receiver (3) further comprises a third sample latch (14) for sampling a second shifted received data signal (g(t)?V1) with the second clock (f1) and for generating a third sample value (zn). Finally the receiver (3) comprises a logic unit (15) for recovering data (dn) out of said first, second and third sample values (an, yn, zn).Type: ApplicationFiled: May 20, 2004Publication date: January 6, 2005Applicant: International Business Machines CorporationInventors: Christian Menolfi, Martin Schmatz, Thomas Toifl