Patents by Inventor Timothy E. Boles
Timothy E. Boles has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240105857Abstract: High-voltage Schottky diodes are described. The diodes are capable of withstanding reverse-bias voltages of up to and in excess of 2000 V with reverse current leakage as low as 0.4 microamp/millimeter. In one example, a Schottky diode includes a conduction layer, a first layer over the conduction layer, a second layer over the first layer, a first cathode and a second cathode spaced apart and in electrical contact with the conduction layer, and an anode over the second layer between the first cathode and the second cathode. The first cathode and the second cathode can be electrically connected to each other as a cathode of the Schottky diode.Type: ApplicationFiled: March 24, 2021Publication date: March 28, 2024Inventors: Timothy E. Boles, Douglas Carlson, Anthony Kaleta
-
Patent number: 11942518Abstract: Semiconductor structures and devices in III-nitride materials are described herein, including material structures comprising III-nitride material regions (e.g., gallium nitride material regions). In certain cases, the material structures comprise substrates having relatively high electrical conductivities. In other cases, the material structures comprise substrates having relatively high resistivities. Certain embodiments include one or more features that reduce the degree to which thermal runaway occurs, which can enhance device performance including at elevated flange temperatures. Some embodiments include one or more features that reduce the degree of capacitive coupling exhibited during operation. For example, in some embodiments, relatively thick III-nitride material regions and/or relatively small ohmic contacts are employed.Type: GrantFiled: June 1, 2021Date of Patent: March 26, 2024Assignee: MACOM TECHNOLOGY SOLUTIONS HOLDINGS, INC.Inventors: Timothy E. Boles, Wayne Mack Struble
-
Patent number: 11929364Abstract: Semiconductor structures with reduced parasitic capacitance between interconnects and ground, for example, are described. In one case, a semiconductor structure includes a substrate and a low dielectric constant material region in the substrate. The low dielectric constant material region is positioned between a first device area in the semiconductor structure and a second device area in the semiconductor structure. The semiconductor structure also includes a III-nitride material layer over the substrate. The III-nitride material layer extends over the substrate in the first device area, over the low dielectric constant material region, and over the substrate in the second device area. The semiconductor structure can also include a first device formed in the III-nitride material layer in the first device area, a second device in the III-nitride material layer in the second device area, and an interconnect formed over the low dielectric constant material region.Type: GrantFiled: September 20, 2021Date of Patent: March 12, 2024Assignee: MACOM TECHNOLOGY SOLUTIONS HOLDINGS, INC.Inventors: Gabriel R. Cueva, Timothy E. Boles, Wayne Mack Struble
-
Patent number: 11923462Abstract: Various aspects of Schottky diodes are described. The diodes are capable of withstanding reverse-bias voltages of up to and in excess of 2000 V with reverse current leakage as low as 0.4 microamp/millimeter in some cases among other aspects. In one example, a Schottky diode includes a conduction layer, a first layer over the conduction layer, a second layer over the first layer, a first cathode and a second cathode spaced apart and in electrical contact with the conduction layer, and an anode over the second layer between the first cathode and the second cathode. The first cathode and the second cathode can be electrically connected to each other as a cathode of the Schottky diode.Type: GrantFiled: March 24, 2021Date of Patent: March 5, 2024Assignee: MACOM TECHNOLOGY SOLUTIONS HOLDINGS, INC.Inventors: Timothy E. Boles, Douglas Carlson, Anthony Kaleta
-
Patent number: 11817450Abstract: Apparatus and methods relating to heterolithic microwave integrated circuits HMICs are described. An HMIC can include different semiconductor devices formed from different semiconductor systems in different regions of a same substrate. An HMIC can also include bulk regions of low-loss electrically-insulating material extending through the substrate and located between the different semiconductor regions. Passive RF circuit elements can be formed on the low-loss electrically-insulating material.Type: GrantFiled: February 22, 2021Date of Patent: November 14, 2023Assignee: MACOM TECHNOLOGY SOLUTIONS HOLDINGS, INC.Inventors: Timothy E. Boles, Wayne Mack Struble
-
Publication number: 20230216471Abstract: Structures for suppressing parasitic acoustic waves in semiconductor structures and integrated circuit devices are described. Such integrated circuit devices can, typically, produce undesirable acoustic wave resonances, and the acoustic waves can degrade the performance of the devices. In that context, some embodiments described herein relate to spoiling a conductive path that participates in the generation of acoustic waves. Some embodiments relate to spoiling acoustic characteristics of an acoustic resonant structure that may be present in the vicinity of the device. Combined embodiments that spoil the conductive path and acoustic characteristics are also possible.Type: ApplicationFiled: June 18, 2021Publication date: July 6, 2023Inventors: Gabriel R. CUEVA, Timothy E. BOLES, Wayne Mack STRUBLE
-
Publication number: 20230207557Abstract: Various integrated circuits formed using gallium nitride and other materials are described. In one example, an integrated circuit includes a first integrated device formed over a first semiconductor structure in a first region of the integrated circuit, a second integrated device formed over a second semiconductor structure in a second region of the integrated circuit, and a passive component formed over a third region of the integrated circuit, between the first region and the second region. The third region comprises an insulating material, which can be glass in some cases. The insulating material extends through the semiconductor substrate and separates the semiconductor substrate between the first semiconductor structure and the second semiconductor structure.Type: ApplicationFiled: February 17, 2023Publication date: June 29, 2023Inventors: Douglas Carlson, Timothy E. Boles, Wayne Mack Struble
-
Publication number: 20230207558Abstract: Various methods of forming integrated circuits formed using gallium nitride and other materials are described. An example method includes forming a first integrated device over a first semiconductor structure in a first region of the integrated circuit, forming a second integrated device over a second semiconductor structure in a second region of the integrated circuit, etching a cavity in a third region of the of the integrated circuit located between the first region and the second region, filling the cavity with an insulating material, and forming a passive component over the insulating material in the third region of the integrated circuit. In other aspects, the method can include grinding a back side of a semiconductor substrate of the integrated circuit to electrically isolate the first semiconductor structure from the second semiconductor structure and, after the grinding, forming a ground plane over the back side of the semiconductor substrate.Type: ApplicationFiled: February 17, 2023Publication date: June 29, 2023Inventors: Douglas Carlson, Timothy E. Boles, Wayne Mack Struble
-
Patent number: 11676860Abstract: A method involving a barrier for preventing eutectic break-through in through-substrate vias is disclosed. The method generally includes steps (A) to (D). Step (A) may form one or more vias through a substrate. The substrate generally comprises a semiconductor. Step (B) may form a first metal layer. Step (C) may form a barrier layer. The barrier layer generally resides between the vias and the first metal layer. Step (D) may form a second metal layer. The second metal layer may be in electrical contact with the first metal layer through the vias and the barrier layer.Type: GrantFiled: October 19, 2018Date of Patent: June 13, 2023Assignee: MACOM TECHNOLOGY SOLUTIONS HOLDINGS, INC.Inventors: Allen W. Hanson, Rajesh Baskaran, Timothy E. Boles
-
Patent number: 11640960Abstract: A number of integrated circuits and methods of manufacturing the integrated circuits are described. An integrated circuit can include different semiconductor devices formed from different semiconductor systems in different regions over the same substrate. The integrated circuit can also include bulk regions of low-loss electrically-insulating material extending through the substrate and located between the different semiconductor regions. Passive RF circuit elements can be formed on the low-loss electrically-insulating material.Type: GrantFiled: June 10, 2021Date of Patent: May 2, 2023Assignee: MACOM Technology Solutions Holdings, Inc.Inventors: Timothy E. Boles, Wayne Mack Struble
-
Publication number: 20230099042Abstract: A semiconductor device has a substrate and a first semiconductor layer with a high resistivity, such as an epitaxial layer with a resistivity in the range of 3000-5000 ohms/cm2, formed over the substrate. A second semiconductor layer is formed at least partially in the first semiconductor layer. A capacitor is formed at least partially over the first semiconductor layer. The capacitor has a plurality of trenches extending through the first semiconductor layer and into the substrate, and a first insulating layer formed in the trench. The trenches can be parallel, serpentine, or other geometric shape. The capacitor also has a second insulating layer formed over the first insulating layer, and a polysilicon layer formed over the second insulating layer. A conductive layer is formed over the capacitor. The first semiconductor layer with high resistivity provides a vertical path to discharge high voltage events incident on the capacitor.Type: ApplicationFiled: September 30, 2021Publication date: March 30, 2023Applicant: MACOM Technology Solutions Holdings, Inc.Inventors: James J. Brogle, Timothy E. Boles
-
Patent number: 11600614Abstract: Various integrated circuits formed using gallium nitride and other materials are described. In one example, an integrated circuit includes a first integrated device formed over a first semiconductor structure in a first region of the integrated circuit, a second integrated device formed over a second semiconductor structure in a second region of the integrated circuit, and a passive component formed over a third region of the integrated circuit, between the first region and the second region. The third region comprises an insulating material, which can be glass in some cases. Further, the passive component can be formed over the glass in the third region. The integrated circuit is designed to avoid electromagnetic coupling between the passive component, during operation of the integrated circuit, and interfacial parasitic conductive layers existing in the first and second semiconductor structures, to improve performance.Type: GrantFiled: March 26, 2021Date of Patent: March 7, 2023Assignee: MACOM Technology Solutions Holdings, Inc.Inventors: Douglas Carlson, Timothy E. Boles, Wayne Mack Struble
-
Publication number: 20220068708Abstract: An electrode structure for a device, such as a GaN or AlGaN device is described. In one example, a method to form the structure includes providing a substrate including gallium nitride material, forming an insulating layer over a surface of the substrate, forming an opening in the insulating layer to expose a surface region of the substrate, depositing a barrier metal layer over the insulating layer and onto the surface region of the substrate through the opening, and depositing a conducting metal layer over the barrier metal layer. In one case, the barrier metal layer includes a layer of tungsten nitride. The layer of tungsten nitride is deposited over the insulating layer and onto the surface region of the substrate using atomic layer deposition. The barrier metal layer prevents lower barrier height metals in the conducting metal layer, for example, from reaching the surface of the gallium nitride material substrate.Type: ApplicationFiled: August 26, 2020Publication date: March 3, 2022Inventors: Timothy E. Boles, Wayne Mack Struble, Gabriel R. Cueva
-
Patent number: 11233047Abstract: Apparatus and methods relating to heterolithic microwave integrated circuits HMICs are described. An HMIC can include different semiconductor devices formed from different semiconductor systems in different regions of a same substrate. An HMIC can also include bulk regions of low-loss electrically-insulating material extending through the substrate and located between the different semiconductor regions. Passive RF circuit elements can be formed on the low-loss electrically-insulating material.Type: GrantFiled: June 4, 2019Date of Patent: January 25, 2022Assignee: MACOM TECHNOLOGY SOLUTIONS HOLDINGS, INC.Inventors: Timothy E. Boles, Wayne Mack Struble
-
Publication number: 20220005764Abstract: Semiconductor structures with reduced parasitic capacitance between interconnects and ground, for example, are described. In one case, a semiconductor structure includes a substrate and a low dielectric constant material region in the substrate. The low dielectric constant material region is positioned between a first device area in the semiconductor structure and a second device area in the semiconductor structure. The semiconductor structure also includes a III-nitride material layer over the substrate. The III-nitride material layer extends over the substrate in the first device area, over the low dielectric constant material region, and over the substrate in the second device area. The semiconductor structure can also include a first device formed in the III-nitride material layer in the first device area, a second device in the III-nitride material layer in the second device area, and an interconnect formed over the low dielectric constant material region.Type: ApplicationFiled: September 20, 2021Publication date: January 6, 2022Inventors: Gabriel R. Cueva, Timothy E. Boles, Wayne Mack Struble
-
Patent number: 11158575Abstract: A method for making a semiconductor structure includes defining one or more device areas and one or more interconnect areas on a silicon substrate, forming trenches in the interconnect areas of the silicon substrate, oxidizing the silicon substrate in the trenches to form silicon dioxide regions, forming a III-nitride material layer on the surface of the silicon substrate, forming devices in the device areas of the gallium nitride layer, and forming interconnects in the interconnect areas. The silicon dioxide regions reduce parasitic capacitance between the interconnects and ground.Type: GrantFiled: June 5, 2018Date of Patent: October 26, 2021Assignee: MACOM TECHNOLOGY SOLUTIONS HOLDINGS, INC.Inventors: Gabriel R. Cueva, Timothy E. Boles, Wayne Mack Struble
-
Publication number: 20210305239Abstract: Various integrated circuits formed using gallium nitride and other materials are described. In one example, an integrated circuit includes a first integrated device formed over a first semiconductor structure in a first region of the integrated circuit, a second integrated device formed over a second semiconductor structure in a second region of the integrated circuit, and a passive component formed over a third region of the integrated circuit, between the first region and the second region. The third region comprises an insulating material, which can be glass in some cases. Further, the passive component can be formed over the glass in the third region. The integrated circuit is designed to avoid electromagnetic coupling between the passive component, during operation of the integrated circuit, and interfacial parasitic conductive layers existing in the first and second semiconductor structures, to improve performance.Type: ApplicationFiled: March 26, 2021Publication date: September 30, 2021Inventors: Douglas Carlson, Timothy E. Boles, Wayne Mack Struble
-
Publication number: 20210305237Abstract: A number of integrated circuits and methods of manufacturing the integrated circuits are described. An integrated circuit can include different semiconductor devices formed from different semiconductor systems in different regions over the same substrate. The integrated circuit can also include bulk regions of low-loss electrically-insulating material extending through the substrate and located between the different semiconductor regions. Passive RF circuit elements can be formed on the low-loss electrically-insulating material.Type: ApplicationFiled: June 10, 2021Publication date: September 30, 2021Inventors: Timothy E. Boles, Wayne Mack Struble
-
Publication number: 20210296481Abstract: III-nitride materials are described herein, including material structures comprising III-nitride material regions (e.g., gallium nitride material regions). In certain cases, the material structures also comprise substrates having relatively high electrical conductivities. Certain embodiments include one or more features that reduce the degree to which thermal runaway occurs, which can enhance device performance including at elevated flange temperatures. Some embodiments include one or more features that reduce the degree of capacitive coupling exhibited during operation. For example, in some embodiments, relatively thick III-nitride material regions and/or relatively small ohmic contacts are employed.Type: ApplicationFiled: June 1, 2021Publication date: September 23, 2021Inventors: Timothy E. Boles, Wayne Mack Struble
-
Publication number: 20210210642Abstract: High-voltage Schottky diodes are described. The diodes are capable of withstanding reverse-bias voltages of up to and in excess of 2000 V with reverse current leakage as low as 0.4 microamp/millimeter. In one example, a Schottky diode includes a conduction layer, a first layer over the conduction layer, a second layer over the first layer, a first cathode and a second cathode spaced apart and in electrical contact with the conduction layer, and an anode over the second layer between the first cathode and the second cathode. The first cathode and the second cathode can be electrically connected to each other as a cathode of the Schottky diode.Type: ApplicationFiled: March 24, 2021Publication date: July 8, 2021Inventors: Timothy E. Boles, Douglas Carlson, Anthony Kaleta