Patents by Inventor Timothy P. Walker
Timothy P. Walker has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9647788Abstract: Techniques for multiplexing and demultiplexing signals for optical transport networks are presented. A network component comprises a multiplexer component that multiplexes a plurality of signals having a first signal format to produce a multiplexed signal in accordance with a second signal format, while maintaining error correction code (ECC) of such signals and without decoding such signals and associated ECC. The multiplexer component interleaves the plurality of signals with stuffing and adds overhead without generating new ECC. A second network component receives the multiplexed signal as part of a frame in accordance with the second signal format. A demultiplexer component of the second network component demultiplexes the multiplexed signal using the original ECC associated with the plurality of signals, wherein the second network element removes and filters the stuffing from the multiplexed signal and produces a plurality of demultiplexed signals as an output, in accordance with the first signal format.Type: GrantFiled: February 12, 2013Date of Patent: May 9, 2017Assignee: APPLIED MICRO CIRCUITS CORPORATIONInventor: Timothy P. Walker
-
Patent number: 9369135Abstract: Systems and methods for generating gapped signals comprising a Delta Sigma Modulator (DSM) configured to generate gapping control signals used to control gap removal rates of an associated gapping unit. The DSM is configured to generate a gapping control signal based on a value of an overflow resulted from performing adding a first number with a remainder of a stored value modulo a second number. The gap removal rates as well as the gap removal resolutions can be adjusted by selecting appropriate values of the first number, the stored value, and the second number. The gapping resolution can be a portion of a pulse. The first number and the second number may be derived from an intended frequency ratio between a gapped signal and a corresponding input signal. The gapping unit may comprise a gapping circuit or a multi-modulus divider.Type: GrantFiled: March 18, 2013Date of Patent: June 14, 2016Assignee: Applied Micro Circuits CorporationInventors: Yehuda Azenkot, Michael Grosner, Timothy P. Walker
-
Patent number: 9281825Abstract: Systems and methods for frequency synthesis using a gapper and a multi-modulus divider. A frequency synthesizer may comprise a gapper, a multi-modulus divider and a Phase Locked Loop (PLL). When a frequency of an output signal is intended to be greater than a corresponding input signal, a factor can be borrowed by the gapper from the divider to generate a rational divide ratio G that is greater 1 in order for the gapper to be capable of performing the division by G. The PLL is capable of multiplying a gapped signal output from the first integer divider and attenuating jitter from the gapped signal.Type: GrantFiled: August 26, 2014Date of Patent: March 8, 2016Assignee: Applied Micro Circuits CorporationInventors: Yehuda Azenkot, Michael Grosner, Timothy P. Walker
-
Patent number: 9065610Abstract: Systems and methods for smoothing jitter generated by byte stuffing. A frequency synthesizer comprises a smoothing logic coupled with a PLL. The smoothing logic is configured to modify a phase error signal generated by a phase frequency detector into a distributed phase error signal that spread over multiple clock cycles. The distributed phase error signal is used to drive a DCO. The smoothing logic may comprise a ramping logic operable to generate a series of ramping values to substitute a phase difference in the phase error signal. The phase difference may correspond to a stuffing byte.Type: GrantFiled: April 18, 2013Date of Patent: June 23, 2015Assignee: Applied Micro Circuits CorporationInventors: Yehuda Azenkot, Timothy P. Walker
-
Publication number: 20150110233Abstract: Systems and methods for efficient jitter mitigation or removal from a gapped signal. A phase mitigation module is employed to generate discrete correction values for modifying phase error signals detected between a gapped signal and a feedback signal of the PLL. The correction values can be digitally subtracted from the output of a phase frequency detector associated with the PLL. The sequence of correction values can be determined based on phase frequency differences between the input signal and a targeted feedback signal that is free of jitter and has a period equal to an average period of the input signal. An average of the correction values is substantially equal to zero, and an average of the modified phase error signal is substantially equal to zero.Type: ApplicationFiled: October 23, 2013Publication date: April 23, 2015Applicant: Applied Micro Circuits CorporationInventors: Yehuda AZENKOT, Timothy P. Walker
-
Patent number: 9008255Abstract: Systems and methods for efficient jitter mitigation or removal from a gapped signal. A phase mitigation module is employed to generate discrete correction values for modifying phase error signals detected between a gapped signal and a feedback signal of the PLL. The correction values can be digitally subtracted from the output of a phase frequency detector associated with the PLL. The sequence of correction values can be determined based on phase frequency differences between the input signal and a targeted feedback signal that is free of jitter and has a period equal to an average period of the input signal. An average of the correction values is substantially equal to zero, and an average of the modified phase error signal is substantially equal to zero.Type: GrantFiled: October 23, 2013Date of Patent: April 14, 2015Assignee: Applied Micro Circuits CorporationInventors: Yehuda Azenkot, Timothy P. Walker
-
Publication number: 20140375364Abstract: Systems and methods for frequency synthesis using a gapper and a multi-modulus divider. A frequency synthesizer may comprise a gapper, a multi-modulus divider and a Phase Locked Loop (PLL). When a frequency of an output signal is intended to be greater than a corresponding input signal, a factor can be borrowed by the gapper from the divider to generate a rational divide ratio G that is greater 1 in order for the gapper to be capable of performing the division by G. The PLL is capable of multiplying a gapped signal output from the first integer divider and attenuating jitter from the gapped signal.Type: ApplicationFiled: August 26, 2014Publication date: December 25, 2014Inventors: Yehuda AZENKOT, Michael GROSNER, Timothy P. WALKER
-
Publication number: 20140314192Abstract: Systems and methods for smoothing jitter generated by byte stuffing. A frequency synthesizer comprises a smoothing logic coupled with a PLL. The smoothing logic is configured to modify a phase error signal generated by a phase frequency detector into a distributed phase error signal that spread over multiple clock cycles. The distributed phase error signal is used to drive a DCO. The smoothing logic may comprise a ramping logic operable to generate a series of ramping values to substitute a phase difference in the phase error signal. The phase difference may correspond to a stuffing byte.Type: ApplicationFiled: April 18, 2013Publication date: October 23, 2014Applicant: Applied Micro Circuits CorporationInventors: Yehuda AZENKOT, Timothy P. WALKER
-
Publication number: 20140266328Abstract: Systems and methods for frequency synthesis using a gapper. A frequency synthesizer may comprise a gapper, a first integer divider and a Phase Locked Loop (PLL). When a frequency of an output signal is intended to be greater than a corresponding input signal, a factor can be borrowed by the gapper from the first integer divider to generate a rational divide ratio G that is greater 1 in order for the gapper to be capable of performing the division by G. The PLL is capable of multiplying a gapped signal output from the first integer divider and attenuating jitter from the gapped signal.Type: ApplicationFiled: March 18, 2013Publication date: September 18, 2014Applicant: APPLIED MICRO CIRCUITS CORPORATIONInventors: Yehuda AZENKOT, Michael GROSNER, Timothy P. WALKER
-
Publication number: 20140266339Abstract: Systems and methods for generating gapped signals comprising a Delta Sigma Modulator (DSM) configured to generate gapping control signals used to control gap removal rates of an associated gapping unit. The DSM is configured to generate a gapping control signal based on a value of an overflow resulted from performing adding a first number with a remainder of a stored value modulo a second number. The gap removal rates as well as the gap removal resolutions can be adjusted by selecting appropriate values of the first number, the stored value, and the second number. The gapping resolution can be a portion of a pulse. The first number and the second number may be derived from an intended frequency ratio between a gapped signal and a corresponding input signal. The gapping unit may comprise a gapping circuit or a multi-modulus divider.Type: ApplicationFiled: March 18, 2013Publication date: September 18, 2014Applicant: APPLIED MICRO CIRCUITS CORPORATIONInventors: Yehuda AZENKOT, Michael GROSNER, Timothy P. WALKER
-
Patent number: 8816730Abstract: Systems and methods for frequency synthesis using a gapper. A frequency synthesizer may comprise a gapper, a first integer divider and a Phase Locked Loop (PLL). When a frequency of an output signal is intended to be greater than a corresponding input signal, a factor can be borrowed by the gapper from the first integer divider to generate a rational divide ratio G that is greater 1 in order for the gapper to be capable of performing the division by G. The PLL is capable of multiplying a gapped signal output from the first integer divider and attenuating jitter from the gapped signal.Type: GrantFiled: March 18, 2013Date of Patent: August 26, 2014Assignee: Applied Micro Circuits CorporationInventors: Yehuda Azenkot, Michael Grosner, Timothy P. Walker
-
Publication number: 20140226980Abstract: Techniques for multiplexing and demultiplexing signals for optical transport networks are presented. A network component comprises a multiplexer component that multiplexes a plurality of signals having a first signal format to produce a multiplexed signal in accordance with a second signal format, while maintaining error correction code (ECC) of such signals and without decoding such signals and associated ECC. The multiplexer component interleaves the plurality of signals with stuffing and adds overhead without generating new ECC. A second network component receives the multiplexed signal as part of a frame in accordance with the second signal format. A demultiplexer component of the second network component demultiplexes the multiplexed signal using the original ECC associated with the plurality of signals, wherein the second network element removes and filters the stuffing from the multiplexed signal and produces a plurality of demultiplexed signals as an output, in accordance with the first signal format.Type: ApplicationFiled: February 12, 2013Publication date: August 14, 2014Applicant: APPLIED MICRO CIRCUITS CORPORATIONInventor: Timothy P. Walker
-
Patent number: 8649394Abstract: A system and method are provided for transmitting and receiving asynchronous channels of information via a SerDes Frame Interface (SFI) 4.2 interface. The SerDes device accepts a plurality of channels operating at asynchronous channel clock rates. Bytes of data from each channel are loaded into a source at the channel clock rates. Once loaded, the bytes of data for each channel are drained from the source at a line clock rate and interleaved into four 64-bit segments. A 2-bit control word is added to each segment, creating 66/64-bit data blocks. The control word indicates the validity of bytes of data within the 66/64-bit data blocks. Then, the 66/64 bit data blocks are transmitted via a SFI4.2 interface in four lanes, at a rate proportional to the line clock rate.Type: GrantFiled: October 14, 2010Date of Patent: February 11, 2014Assignee: Applied Micro Circuits CorporationInventor: Timothy P. Walker
-
Patent number: 8223638Abstract: A high-capacity digital communications system and method of transporting 10 GbE LAN packets between user devices over an OTN network that allows the packets to be transported in a manner that is transparent to the destination device(s) on the network. The digital communications system includes an OTN network, and at least one source device and at least one destination device connected to the network via respective 10Gbase-R interfaces. The system transports 10 GbE LAN data packets over the OTN network by performing decoding on the packets to recover the preamble and variable length data contained in each packet, removing the IPG between successive packets in the stream, encapsulating the packets including the respective preambles and data, and mapping the encapsulated packets to the overhead and payload areas of ODUk frames. The packets are then transported over the OTN network from the source device to the destination device.Type: GrantFiled: February 13, 2009Date of Patent: July 17, 2012Assignee: Applied Micro Circuits CorporationInventors: Timothy P Walker, Jay Quirk
-
Publication number: 20090238567Abstract: A ring connection system and method are provided for distributing signals in an optical-to-electrical interface. The method electrically connects a plurality of nodes in a series-connected ring, and receives an optical signal at a first node from a service provider. The method converts the optical signal to an electrical signal, and distributes the electrical signal via the ring. At each node, the electrical signal is supplied from a customer interface. Typically, each node has a plurality of customer interfaces. In one aspect, ITU-T G.984.3 Giagbit-capable Passive Optical Network (GPON) optical signals are received converted to a customer interface electrical signal such as an Ethernet, asynchronous transfer mode, or time division multiplexed signal. Electrically connecting the plurality of nodes in the series-connected ring includes: series connecting the nodes in a North ring; and, series connecting the nodes in a South ring, opposite in direction from the North ring.Type: ApplicationFiled: June 2, 2009Publication date: September 24, 2009Inventors: Glen Miller, Armin Schulz, Timothy P. Walker
-
Patent number: 7561801Abstract: A ring connection system and method are providing for distributing signals in an optical-to-electrical interface. The method electrically connects a plurality of nodes in a series-connecting ring, and receives an optical signal at a first node from a service provider. The method converts the optical signal to an electrical signal, and distributes the electrical signal via the ring. At each node, the electrical signal is supplied from a customer interface. Typically, each node has a plurality of customer interfaces. In one aspect, ITU-T G.984.3 Giagbit-capable Passive Optical Network (GPON) optical signals are received converted to a customer interface electrical signal such as an Ethernet connecting transfer mode, or time division multiplexed signal. Electrically connecting the plurality of nodes in the series-connected ring includes: series connecting the nodes in a North ring; and, series connecting the nodes in a South ring, opposite in direction from the North ring.Type: GrantFiled: March 31, 2006Date of Patent: July 14, 2009Assignee: Applied Micro Circuits CorporationInventors: Glen Miller, Armin Schulz, Timothy P. Walker
-
Publication number: 20090148161Abstract: A high-capacity digital communications system and method of transporting 10 GbE LAN packets between user devices over an OTN network that allows the packets to be transported in a manner that is transparent to the destination device(s) on the network. The digital communications system includes an OTN network, and at least one source device and at least one destination device connected to the network via respective 10Gbase-R interfaces. The system transports 10 GbE LAN data packets over the OTN network by performing decoding on the packets to recover the preamble and variable length data contained in each packet, removing the IPG between successive packets in the stream, encapsulating the packets including the respective preambles and data, and mapping the encapsulated packets to the overhead and payload areas of ODUk frames. The packets are then transported over the OTN network from the source device to the destination device.Type: ApplicationFiled: February 13, 2009Publication date: June 11, 2009Applicant: Applied Micro Circuits CorporationInventors: Timothy P. Walker, Jay Quirk
-
Patent number: 7512150Abstract: A high-capacity digital communications system and method of transporting 10 GbE LAN packets between user devices over an OTN network that allows the packets to be transported in a manner that is transparent to the destination device(s) on the network. The digital communications system includes an OTN network, and at least one source device and at least one destination device connected to the network via respective 10 Gbase-R interfaces. The system transports 10 GbE LAN data packets over the OTN network by performing decoding on the packets to recover the preamble and variable length data contained in each packet, removing the IPG between successive packets in the stream, encapsulating the packets including the respective preambles and data, and mapping the encapsulated packets to the overhead and payload areas of ODUk frames. The packets are then transported over the OTN network from the source device to the destination device.Type: GrantFiled: March 24, 2003Date of Patent: March 31, 2009Assignee: Applied Micro Circuits CorporationInventors: Timothy P. Walker, Jay Quirk
-
Patent number: 7180914Abstract: A digital communications system that can asynchronously map/de-map digital signals from one clock domain to another, while reducing mapping jitter levels and permitting higher levels of integration. The digital communications system includes an asynchronous stuff bit insertion circuit, an asynchronous stuff bit removal circuit, and a communications network connected therebetween. The asynchronous stuff bit insertion circuit includes a first elastic store, a barrel shifter, and a stuffing circuit. The asynchronous stuff bit removal circuit includes a de-stuffing circuit, a second elastic store, and a frequency control path including a phase-locked loop having a variable divider circuit, the operation of which is controlled based on the presence/absence of stuff bits in the data provided to the de-stuffing circuit.Type: GrantFiled: August 19, 2002Date of Patent: February 20, 2007Assignee: Applied Micro Circuits CorporationInventors: Timothy P. Walker, Jay Quirk, Sean Campeau
-
Publication number: 20040202198Abstract: A high-capacity digital communications system and method of transporting 10 GbE LAN packets between user devices over an OTN network that allows the packets to be transported in a manner that is transparent to the destination device(s) on the network. The digital communications system includes an OTN network, and at least one source device and at least one destination device connected to the network via respective 10 Gbase-R interfaces. The system transports 10 GbE LAN data packets over the OTN network by performing decoding on the packets to recover the preamble and variable length data contained in each packet, removing the IPG between successive packets in the stream, encapsulating the packets including the respective preambles and data, and mapping the encapsulated packets to the overhead and payload areas of ODUk frames. The packets are then transported over the OTN network from the source device to the destination device.Type: ApplicationFiled: March 24, 2003Publication date: October 14, 2004Inventors: Timothy P. Walker, Jay Quirk