Patents by Inventor Timothy Thomas Rueger
Timothy Thomas Rueger has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11366898Abstract: In one form, an integrated circuit includes a plurality of electromagnetic fault injection (EMFI) sensors and a security management circuit. Each EMFI sensor includes a sense loop having a conductor around a corresponding portion of logic circuitry whose operation is affected by an electromagnetic pulse, and a detector circuit coupled to the sense loop and having an output for providing a pulse detection signal in response to a pulse of at least a predetermined magnitude. The security management circuit performs a protection operation to secure the integrated circuit in response to an activation of a corresponding pulse detection signal of one of the plurality of EMFI sensors.Type: GrantFiled: November 18, 2019Date of Patent: June 21, 2022Assignee: Silicon Laboratories Inc.Inventors: Jeffrey Lee Sonntag, Timothy Thomas Rueger
-
Publication number: 20210150027Abstract: In one form, an integrated circuit includes a plurality of electromagnetic fault injection (EMFI) sensors and a security management circuit. Each EMFI sensor includes a sense loop having a conductor around a corresponding portion of logic circuitry whose operation is affected by an electromagnetic pulse, and a detector circuit coupled to the sense loop and having an output for providing a pulse detection signal in response to a pulse of at least a predetermined magnitude. The security management circuit performs a protection operation to secure the integrated circuit in response to an activation of a corresponding pulse detection signal of one of the plurality of EMFI sensors.Type: ApplicationFiled: November 18, 2019Publication date: May 20, 2021Applicant: Silicon Laboratories Inc.Inventors: Jeffrey Lee Sonntag, Timothy Thomas Rueger
-
Patent number: 9058761Abstract: An LCD controller includes a charge pump for generating a charge voltage responsive to an external voltage and a clock signal. The controller further includes an oscillator for generating the clock signal responsive to an oscillator control signal. An LCD driver voltage circuit generates a plurality of LCD driver voltages for driving segments of an associated LCD display. A loop control circuit within the LCD controller monitors an LCD driver voltage from the LCD driver voltage circuit and generates the oscillator control signal responsive thereto to enable and disable the oscillator.Type: GrantFiled: June 30, 2009Date of Patent: June 16, 2015Assignee: Silicon Laboratories Inc.Inventors: Douglas Piasecki, Thomas S. David, Timothy Thomas Rueger, Stefan Mastovich, Jia-Hau Liu
-
Patent number: 8913051Abstract: An LCD controller includes a charge pump circuit for generating a charge voltage responsive to an external voltage and a clock signal. An oscillator generates the clock signal responsive to at least one bias voltage. The oscillator has a high power mode of operation and a low power mode of operation. Bias circuitry for applies the at least one bias voltage to the oscillator. The at least one bias voltage is applied to the oscillator from an external source in the high power mode of operation and the at least one bias voltage is applied to the oscillator from a source within the oscillator in the low power mode of operation. An LCD driver voltage circuit generates a plurality of LCD driver voltages for driving segments of an LCD display responsive to the charge voltage.Type: GrantFiled: June 30, 2009Date of Patent: December 16, 2014Assignee: Silicon Laboratories Inc.Inventors: Douglas Piasecki, Thomas S. David, Timothy Thomas Rueger, Stefan Mastovich, Jia-Hau Liu
-
Publication number: 20110157140Abstract: An output pad control logic comprises an output buffer including a plurality of transistors connected to drive signals for an output pad. Each of the plurality of transistors includes an n-well. An n-well generator connects a first voltage to the n-wells of the plurality of transistors of the output buffer in a first mode of operation when a system rail voltage exceeds a pad voltage applied to the output pad. The n-well generator connects the pad voltage to the n-wells of the plurality of transistors of the output buffer in a second mode of operation when the pad voltage applied to the output buffer exceeds the system rail voltage. A switching circuit is responsive to at least one control signal to connect the system rail voltage as the first voltage when the output pad is not driving an LCD display and to connect a larger of the system rail voltage and an LCD drive voltage as the first voltage when the output pad is driving the LCD display.Type: ApplicationFiled: December 31, 2009Publication date: June 30, 2011Applicant: SILICON LABORATORIES INC.Inventors: DOUGLAS PIASECKI, THOMAS S. DAVID, TIMOTHY THOMAS RUEGER, STEFAN MASTOVICH, JIA-HAU LIU
-
Publication number: 20100328286Abstract: An LCD controller includes a charge pump circuit for generating a charge voltage responsive to an external voltage and a clock signal. An oscillator generates the clock signal responsive to at least one bias voltage. The oscillator has a high power mode of operation and a low power mode of operation. Bias circuitry for applies the at least one bias voltage to the oscillator. The at least one bias voltage is applied to the oscillator from an external source in the high power mode of operation and the at least one bias voltage is applied to the oscillator from a source within the oscillator in the low power mode of operation. An LCD driver voltage circuit generates a plurality of LCD driver voltages for driving segments of an LCD display responsive to the charge voltage.Type: ApplicationFiled: June 30, 2009Publication date: December 30, 2010Applicant: SILICON LABORATORIES INC.Inventors: DOUGLAS PIASECKI, THOMAS S. DAVID, TIMOTHY THOMAS RUEGER, STEFAN MASTOVICH, JIA-HAU LIU
-
Publication number: 20100328295Abstract: An LCD controller includes a charge pump for generating a charge voltage responsive to an external voltage and a clock signal. The controller further includes an oscillator for generating the clock signal responsive to an oscillator control signal. An LCD driver voltage circuit generates a plurality of LCD driver voltages for driving segments of an associated LCD display. A loop control circuit within the LCD controller monitors an LCD driver voltage from the LCD driver voltage circuit and generates the oscillator control signal responsive thereto to enable and disable the oscillator.Type: ApplicationFiled: June 30, 2009Publication date: December 30, 2010Applicant: SILICON LABORATORIES INC.Inventors: DOUGLAS PIASECKI, THOMAS S. DAVID, TIMOTHY THOMAS RUEGER, STEFAN MASTOVICH, JIA-HAU LIU
-
Publication number: 20100328199Abstract: An LCD controller includes a charge pump circuit for generating a charge voltage responsive to an external voltage and a clock signal. An oscillator generates the clock signal responsive to at least one bias voltage. The oscillator has a high power mode of operation and a low power mode of operation. Bias circuitry for applies the at least one bias voltage to the oscillator. The at least one bias voltage is applied to the oscillator from an external source in the high power mode of operation and the at least one bias voltage is applied to the oscillator from a source within the oscillator in the low power mode of operation. An LCD driver voltage circuit generates a plurality of LCD driver voltages for driving segments of an LCD display responsive to the charge voltage.Type: ApplicationFiled: June 30, 2009Publication date: December 30, 2010Applicant: SILICON LABORATORIES INC.Inventors: DOUGLAS PIASECKI, THOMAS S. DAVID, TIMOTHY THOMAS RUEGER, STEFAN MASTOVICH, JIA-HAU LIU
-
Patent number: 7382300Abstract: A system-on-chip (SoC) integrated circuit including an interleaved delta-sigma analog to digital converter (ADC) provides for reduced noise in the ADC conversions. The ADC is operated intermittently and the balance of the digital circuits forming the system are halted while the conversions take place. The halted portion of the system may include an output low-pass filter of the ADC. The system may include a processor core or other logic having a clock frequency unrelated to the ADC modulator clock frequency that is not otherwise clock-managed to reduce noise induced in the converter output by the operation of the core or other logic.Type: GrantFiled: November 29, 2006Date of Patent: June 3, 2008Assignee: Cirrus Logic, Inc.Inventors: Kartik Nanda, John L. Melanson, Timothy Thomas Rueger
-
Patent number: 7317411Abstract: A delta-sigma having quantizer code pattern detection controlled dither reduces the probability of “stuck” code sequences that occur when the input signal and feedback signal are equal and thus no quantizer output change occurs. In particular, in modulators that are periodically reset, the pattern detection and dither control reduce the probability of a stuck code sequence at startup. A pattern detection circuit detects a sequence of unchanging quantizer output values and injects a signal at the quantizer input to cause the quantizer to change levels. The injected signal may be a dither signal that is increased in amplitude in response to the detection of unchanging code sequences and then decreased when the quantizer output changes.Type: GrantFiled: September 21, 2006Date of Patent: January 8, 2008Assignee: Cirrus Logic, Inc.Inventors: Kartik Nanda, Timothy Thomas Rueger
-
Patent number: 7298308Abstract: A delta-sigma modulator having predictive-controlled power consumption provides for reduced power consumption in analog-to-digital converters. The initial integrator stage of the delta-sigma modulator has a bias control input, which controls the level of power consumed by the integrator. The bias control input is coupled to a predictor circuit that predicts the level of change at the output of the integrator for the sample cycle. The predictor circuit may use changes in the output of the modulator quantizer alone or in combination with measured changes in the input signal in order to predict the level of change in the integrator output. The quantizer output may be differentiated to remove low frequency components and thereby provide the predictive input from the quantizer. Alternatively, steps in the quantizer output computed by differences may be used directly.Type: GrantFiled: September 11, 2006Date of Patent: November 20, 2007Assignee: Cirrus Logic, Inc.Inventors: Timothy Thomas Rueger, John L. Melanson
-
Patent number: 7068200Abstract: A driver circuit with power-down transient suppression includes an amplifier for driving a load coupled to an output of the amplifier, a ramp-down voltage generator having a capacitor and a resistor for generating a ramp-down voltage during power-down of the amplifier, and a differential transistor pair responsive to the ramp-down voltage for pulling-down current at the output of the amplifier during power-down of the amplifier.Type: GrantFiled: June 15, 2004Date of Patent: June 27, 2006Assignee: Cirrus Logic, Inc.Inventors: Stephen Timothy Hodapp, Timothy Thomas Rueger, Bruce Eliot Duewer
-
Patent number: 6946890Abstract: A driver circuit includes an operational amplifier having an input and an output coupled by a feedback element. A voltage level shifter generates a voltage drop from the operational amplifier output to the operational amplifier input with a current source transistor setting a current controlling the voltage drop across the feedback element. A chopper circuit shifts flicker noise generated by the current source transistor to a higher frequency spectrum.Type: GrantFiled: March 11, 2004Date of Patent: September 20, 2005Assignee: Cirrus Logic, Inc.Inventors: Tom Gong Lei, Timothy Thomas Rueger, Stephen Timothy Hodapp