Patents by Inventor Timothy W. Kelly

Timothy W. Kelly has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20070259764
    Abstract: The present invention includes a detachable device for connection to a motorized vehicle. The detachable device may retain pieces of exercise equipment in a safe, effective, and secure manner in order to allow an individual to conduct desired physical activities in a wide variety of environments and/or locations.
    Type: Application
    Filed: May 3, 2007
    Publication date: November 8, 2007
    Inventor: Timothy W. Kelly
  • Patent number: 6178206
    Abstract: A method and apparatus is presented where for transmitting data between two or more components. Data signals are sent in parallel with a clocking signal (e.g., on a bus) so that the data signal can be latched in relation to the clocking signal. For example, two clocking signals, out of phase from each other by 180 degrees, can be sent on bidirectional clocking signal lines and data signals can be sent on a data signal line, the component receiving the clocking and data signals can latch the data signals on each high-to-low transition of either of the two clocking signals. Using the method and apparatus of the present invention, skew problems seen with other bus systems can be reduced which leads to an increase in data transfer rates.
    Type: Grant
    Filed: January 26, 1998
    Date of Patent: January 23, 2001
    Assignee: Intel Corporation
    Inventors: Timothy W. Kelly, Stephen S. Pawlowski, Keith M. Self, Jeffrey E. Smith
  • Patent number: 6151257
    Abstract: An electronic circuit die is presented including a plurality of first and second input/output (I/O) pad buffer cells. The first I/O pad buffer cells include at least a latch for latching data signals received at a pad in the cell. Adjacent ones of these first I/O pad buffer cells are conductively coupled together using conductive trace pins. The second I/O pad buffer cells include a pad that receives clocking signal which are supplied to the latches of the first I/O pad buffer cells. Accordingly, data signals received at the pads of the die are latched in the pad as opposed to the core logic of the die. One benefit of providing the latching of data signals in the pad is that conductive traces between the latches and the core logic need not be precisely matched, thus reducing cost. Also, the first I/O pad buffer cells can be similarly constructed, thus reducing the complexity and cost of manufacture for the die.
    Type: Grant
    Filed: January 26, 1998
    Date of Patent: November 21, 2000
    Assignee: Intel Corporation
    Inventors: Smith E. Jeffrey, Timothy W. Kelly, Stephen W. Kiss, Keith M. Self