Patents by Inventor Timothy WESLY

Timothy WESLY has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20230305807
    Abstract: A multi-accumulator multiply-and-accumulate (MAC) unit can include a multiplier and a plurality of accumulators. The multiplier can be configured to multiply a given element of a corresponding column of a first matrix and a plurality of elements of a corresponding row of a second matrix to generate a plurality of corresponding partial product elements that can be accumulated by corresponding ones of the plurality of accumulators.
    Type: Application
    Filed: February 14, 2023
    Publication date: September 28, 2023
    Inventors: Mohammed ZIDAN, Jacob BOTIMER, Timothy WESLY, Chester LIU, Zhengya ZHANG, Wei LU
  • Publication number: 20230273729
    Abstract: A memory processing unit (MPU) can include a first memory, a second memory, a plurality of processing regions and control logic. The first memory can include a plurality of memory regions. The plurality of memory regions can be organized in a plurality of memory blocks. The plurality of memory regions can be configured to store integer, B-float, and/or Group B-float encode data. The plurality of processing regions can be interleaved between the plurality of processing regions of the first memory. The plurality of processing regions can be organized in a plurality of core groups include a plurality of compute cores. The compute groups in the processing regions can be coupled to a plurality of adjacent memory blocks in the adjacent memory regions. The second memory can be coupled to the plurality of processing regions.
    Type: Application
    Filed: February 14, 2023
    Publication date: August 31, 2023
    Inventors: Mohammed ZIDAN, Jacob BOTIMER, Timothy WESLY, Chester LIU, Zhengya ZHANG, Wei LU
  • Publication number: 20230259282
    Abstract: A memory processing unit (MPU) can include a first memory, a second memory, a plurality of processing regions and control logic. The first memory can include a plurality of memory regions. The plurality of memory regions can be organized in a plurality of memory blocks. The plurality of processing regions can be interleaved between the plurality of processing regions of the first memory. The plurality of processing regions can be organized in a plurality of core groups include a plurality of compute cores. The compute groups in the processing regions can be coupled to a plurality of adjacent memory blocks in the adjacent memory regions. The second memory can be coupled to the plurality of processing regions.
    Type: Application
    Filed: February 14, 2023
    Publication date: August 17, 2023
    Inventors: Mohammed ZIDAN, Jacob BOTIMER, Timothy WESLY, Chester LIU, Zhengya ZHANG, Wei LU